2. Legal Disclaimer• INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL® PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN INTEL’S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, INTEL ASSUMES NO LIABILITY WHATSOEVER, AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF INTEL® PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT INTEL PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL LIFE SAVING, OR LIFE SUSTAINING RIGHT. MEDICAL, SAVING APPLICATIONS.• Intel may make changes to specifications and product descriptions at any time, without notice.• Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases including the performance of that purchases, product when combined with other products.• Configurations: [describe config + what test used + who did testing]. For more information go to http://www.intel.com/performance• Intel does not control or audit the design or implementation of third party benchmarks or Web sites referenced in this document. Intel encourages all of its customers to visit the referenced Web sites or others where similar performance benchmarks are reported and confirm whether the referenced benchmarks are accurate and reflect performance of systems available for purchase.• Intel processor numbers are not a measure of performance. Processor numbers differentiate features within each processor family, not across different processor families. See www.intel.com/products/processor_number for details.• Intel, processors, chipsets, and desktop boards may contain design defects or errors known as errata, which may cause the product to deviate from published specifications. Current characterized errata are available on request.• Intel Turbo Boost Technology requires a system with Intel® Turbo Boost Technology capability. Consult your PC manufacturer. Performance varies depending on hardware, software and system configuration. For more information, visit p g , y g , http://www.intel.com/technology/turboboost• Intel Virtualization Technology requires a computer system with a processor, chipset, BIOS, virtual machine monitor (VMM) and applications enabled for virtualization technology. Functionality, performance or other virtualization technology benefits will vary depending on hardware and software configurations. Virtualization technology-enabled BIOS and VMM applications are currently in development.• 64 bit 64-bit computing on Intel architecture requires a computer system with a processor, chipset, BIOS, operating system, device drivers and applications enabled for Intel® 64 architecture. Performance will vary depending on your hardware and software configurations. Consult with your system vendor for more information.• Intel, Intel Xeon, Intel Core microarchitecture, and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries. Copyright © 2011 Intel Corporation. All rights reserved. All dates and plans are subject to change without notice.
3. Itanium® Update p • Committed Itanium Roadmap • Itanium® 9300 Processor delivered in 2010 • Poulson, the 10th Itanium processor, is on track for 2012 delivery • Kittson processor under development • Intel® Itanium® Processor Line delivers Mission Critical UNIX support, with mainframe-class reliability and scalability ih i f l li bili d l bili • Itanium-based Solutions are a $4B industry in Mission Critical computing (1) More than 80% top Global 100 companies running Itanium® (1) Source: Hewlett-Packard, 20103 All dates and plans are subject to change without notice.
4. Poulson: Advances Itanium® Architecture Key Highlights • New architecture, 2x the cores, 2x instructions throughput • Total 54MB on-die memory • 3.1 Billion Transistors on 32nm process Key Capab t es ey Capabilities New! • Intel® Instruction Replay Technology • Intel® Hyper-Threading Technology, enhanced with dual-domain multi-threading support • Intel® Itanium New Instructions Poulson: the most sophisticated Intel® processor to date4 All dates and plans are subject to change without notice.
5. Poulson: First Intel Processor to support Intel® Instruction Replay Technology p y gy Instruction Buffer Replay pipeline path Instruction replay capability improves system resiliency • Expanded error detection captures more errors in various stages • Errant instructions are then re executed from Instruction buffer to re-executed automatically recover from severe errors Intel® I t ti R l T h l I t l® Instruction Replay Technology helps to prevent h l t t system crashes and data corruption5 All dates and plans are subject to change without notice.
6. Greater Parallelism with Intel® Hyper-Threading Technology Improvements yp g gy p Front-End Back-End Instruction Instruction i Buffer Buffer Dual-Domain Multithreading support enhances performance • Minimizes thread switching costs of traditional Itanium MT implementation • Maximizes efficiency of concurrent threads to complement 12-issue instruction execution Unique EPIC architecture implementation to increase overall throughput6 All dates and plans are subject to change without notice.
7. Itanium® Processor New Instructions Mid- Branch Floating Point Mid- Expanded Data Level Predict Execution Inst. Level Integer Operations Access Hints Cache BR Integer Floatin Data • mpy4 • mov dahr CTL Register R i t g Pt RF Cache C h • mpyshl4 1st Integer • clz struction level Cache Execution Queues 1st Ins level 1st level Cache Cache Buffers Thread Control Pipe Line Interface Expanded Software Buffers • hint@priority Control Logic Prefetch • if t h ifetch.count t Individual Poulson Core • Poulson continues to optimize for legacy Itanium code without recompilation • New Instructions simplify common tasks and branch operations to help take future Itanium performance to the next level Poulson architecture and New Instructions are underpinnings i i i i for the future of Itanium computing7 All dates and plans are subject to change without notice.
8. Poulson RAS Advances Increase System and Application Resiliency Error Prevention and End to End Error Improved Firmware Correction Detection Error Handling • Intel® Instruction Replay • Enhanced Cache error • Expanded coverage of Technology coverage p potential error events for automatic recovery • Expanded use of soft • Residual error error resilient structures protection for floating- • Improved logging and point operations configurations for • HW/SW mechanisms higher hi h availability and il bilit d enable correctable parity serviceability errors Increases Process Improves Execution Minimizes Service Resiliency Integrity Interruption Enables mission critical RAS capability with enhanced error prevention, detection and correction8 All dates and plans are subject to change without notice.
9. Poulson Builds on Itanium’s Strengths • Intel® Itanium New Instructions New Itanium • Intel® Hyper Threading Technology improvements Intel Hyper-Threading Architecture • Doubles the high capacity cores and delivers maximum 12-issue execution EPIC architecture • Intel® Instruction Replay Technology Improved Power • Enables accurate Core power prediction and management Management and RAS features • Achieves mainframe reliability and resiliency with high levels of RAS feature integration • Intel’s most sophisticated general purpose processor to date Innovative with 3 1B transistors 3.1B engineering work • Supports advanced OEM system features for physical partitions, seamless failovers, and system reconfigurations Strong Foundation for the future of Itanium Computing9 All dates and plans are subject to change without notice.