3. A Typical ESL Design Flow HW/SW partitioning Embedded SW development Virtual platform Architecture Exploration HW dependent SW (driver, HAL) Operating system (GUI, services) Middleware – application framework Application DSP OS, HAL drivers Algorithms Application Algorithm / Application / functional models RTL verification unified testbench Performance analysis Architecture validation SW Integration System Debugging Memory subsystem RTL Swap HW platform Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Traffic generator Editor's Notes JEDA is the technbology leader in verification for ESL designs. JEDA provides solutions for all architecture designs, and specialized verification tools for OCP-IP based designs.
![Jeda’s Mission ,[object Object],[object Object],[object Object],[object Object],[object Object]](data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7)