tran.pdf

((6 6SULQJ /HFWXUH 7 KRL
Digital Building Blocks
Lecture 8 review:
• Step function input to RC first-order circuits
• R-L first-order circuits
• Close/open switch in first order circuits
• Rectangular pulse input to first order circuits
Today: (13)
• Digital Building Blocks
• Logic Blocks
• Flips-Flips

Transients in First Order Circuits
‡ 'HILQLWLRQ
¤ WUDQVLHQW RXWSXW EHKDYLRU ZKHQ WKHUH LV FKDQJH LQ LQSXW
¤ VWHDG VWDWH ZKDW LV OHIW ZKHQ WUDQVLHQW GLHV DZD
‡ )LUVW RUGHU FLUFXLWV
¤ LUFXLWV ZKLFK FDQ EH FKDUDFWHUL]HG E ILUVW RUGHU
GLIIHUHQWLDO HTXDWLRQV HJ 5 FLUFXLWV 5/ FLUFXLWVž
¤ :KDW DERXW 5/ FLUFXLWV

Several Rules with Circuits
• Rule 1
– The voltage across a capacitor cannot change instantaneously
– i = C dv/dt
• Rule 2
– The current through an inductor cannot change instantaneously
– v = L di/dt
• Rule 3
– In the dc steady state the current through a capacitor is zero.
• Rule 4
– In the dc steady state the voltage across an inductor is zero.
Quantity that cannot be discontinuous voltage current
Quantity that is zero in the dc steady state current voltage
C L
In summary:

Transient of first order circuits (FOC)
• Step response of
R-L or R-C circuits?
• General form of the
response:
Vout(t)= A + Be-t/τ
for t0
where A and B are
some constants, τ is
the time constant depends
on the value of R-L or R-C.

RC circuits
• Find the transient (step) response of the RC circuit as shown
v1(t) = 0 for t0
= V for t 0
Write nodal equation
(KCL) at the + terminal:

GW
GY
Y RXW

=
−
−

5
W
Y
W RXW

GW
GY

RXW
W
Y
5
W
Y
5 RXW =
+
Which can be rewritten as:
Recall the solution will have the form: τ
W
RXW %H
$
W
Y
−
+
=
Can substitute (2) into (1) and determine A and B and τ
(1)
(2)

RC Circuits (continue)
9
5
H
5
%
5
$
H W
W
%

=
+
+
− −
− τ
τ
τ

GW
GY

RXW
W
Y
5
W
Y
5 RXW =
+
τ
W
RXW %H
$
W
Y
−
+
=
Substitute
into
becomes
(let v1(t)=V, for t0)
Can be rewritten as:
%
=






−
+






− − τ
τ
W
H
5
%
5
9
5
$
Which can be satisfied if:
=






−
5
9
5
$

=






− − τ
τ
W
H
%
5
%
and
9
$ = 5
=
τ τ
W
RXW %H
$
W
Y
−
+
=
B=? Use
Recall rule 1(voltage can not change instantaneously):

=
−
=
+
=
+
=
+
−
RXW
RXW Y
%
$
%H
$
Y τ ⇒B=-A

5
W
RXW 9H
9
W
Y
−
−
=
5
W
RXW H
9
W
Y
−
−
=
Notice the second term
starts from V and
exponentially decay to 0.
It will never reach 0, but
approach to 0 asymptotically.
As a result, vout starts from 0 and asymptotically approach
to V.

THE BASIC INDUCTOR CIRCUIT

−
YL W 5
/
Y;
L
KVL: 5
L
%XW Y
5
L
GW
L
G
/
Y ;
L
L
=
+
=
9
Y W
W
W

L
JLYHQ

IRU W
62/1
Y
GW
Y
G
5
/
Y ;
;
L
=

+
=
L
W
5
9

5
/
H

5
9
L 5

/
W

−
−
=

W

9
5
/
;
Y

H

9
Y 5

/
W

;
−
−
=

• Write a node equation or loop equation
• Substitute the general solution
into the node/loop equation to obtain the A/B/τ unknowns.
• Use the initial condition of circuit (and rule 1/2) to obtain
the third equation.
• Thus, you have 3 equations and 3 unknowns
τ
W
RXW %H
$
W
Y
−
+
=
Steps to find the step-input response of a first order circuit:

Open/Close switch in FOC
• Typically these switches are not mechanical switch as
shown, but electronic switch (e.g. transistor).
In the circuit above, the switch is closed for all time t0 (left)
and open t 0 (right circuit). What is vout(t) at t 0 and t 0?
t0, (steady state)from rule 4, vout(t) =0 ⇒iL=V0/R1 (why?)
From rule 2 (current can not change inst.): iL(0-)=iL(0+) = V0/R1
When t0, the voltage source is dropped (see ckt in the right)

Open/Close switch in FOC (continue)
• When t0, the voltage source is dropped
• From L circuit equation:
• From KVL:
GW
GL
/
W
Y /
RXW =
/
RXW L
5
Y
−
=

(-ve because current thru the resistor is opposite of iL.)
substitute the second eq. to the first.

=
+
5
/
Y
GW
GY RXW
RXW
substitute the general first order solution into this eq.
τ
W
RXW %H
$
W
Y
−
+
=

5
/
W
RXW %H
W
Y −
=
B can be found by setting vout(0+) = - iLR2 (from eq. @) = - V0R2/R1
(@)
iL=V0/R1 (from the previous page)

Open/Close switch in FOC (continue)

5
/
W
RXW H
5
9
5
W
Y −
−
=

5
/
W
RXW %H
W
Y −
= iL=V0/R1 vout(0+) = - iLR2
⇒
and and
The plot on the right
show the output Vout.
∴Notice, it is possible to raise R2 to be very large, thus,
vout could be very large proportionally. In automobile spark
plug, 12v from the battery can be raised to thousand of volt
using this technique.

Response to a rectangular pulse
We learn to analyze first order circuit response to step
input. What about rectangular pulse? (digital signal is more
like rectangular pulse than step function!)

Response to a rectangular pulse (continue)
It is possible to break the rectangular pulse into 2 step
functions as below:
The rectangular function = step function (v1) + delayed step
function (v2) with a negative coeff.

• The circuit on the right was
excited by a rectangular function
Vin(t). The Vout is shown in the
plot below.
Vout,1 is response to V1(previous slide)
Vout,2 is response to V2

3 regions: t0, 0tT, Tt, where T is the delay between v1 and v2.
Effect of τ (RC),
the time constant?
Notice in LR circuit, τ is L/R

DIGITAL CIRCUIT EXAMPLE
(Memory cell is read like this in DRAM)
For simplicity, let CC = CB.
If VC = V0, t 0.
Find VC(t), i(t), energy
dissipated in R.

W =

9
%

5

−
initially
uncharged

IRU
4
RI
LRQ
FRQVHUYDW
9

9
9

9 %

=
=
∞
=
+
%

%

%

LI

5

5
´ =
=
+
=
Wτ
0
0.2
0.4
0.6
0.8
1
0 1 2 3 4 5
V
C
/
V
0
0
0.2
0.4
0.6
0.8
1
0 1 2 3 4 5
current
(fraction
of
Vo/R)
Wτ
Summary
• Transient response is the behavior of a circuit in response to a change
in input. The transient response dies away in time. What is left after
the transient has died away is steady state response.
• Voltage across a capacitor can NOT change suddenly. The current thru
an inductor can not change suddenly.
• In dc steady state, the current thru a capacitor and the voltage across a
inductor must be zero.
• For first order circuits, transient voltages and currents are of the form
A + B e -t/τ, τ is the time constant. A and t are found by substituting the
A + B e -t/τ into the circuit equation (node/loop equations). The B is found
from the initial condition.
• The response to a rectangular pulse is the sum of response to positive and
negative going step inputs. The form of the output pulse depends on
whether the duration of the input pulse (T) is long or short compared with
the time constant τ.

The RC Circuit to Study
• R represents total resistance (wire plus whatever drives the
input node)
Input node Output node
ground
R
C
• C represents the total capacitance from node to the outside
world (from devices, nearby wires, ground etc)

time
Vin
0
V1
RC RESPONSE
• Vout cannot “jump” like Vin. Why not?
ground
R
C
Case 1 – Capacitor uncharged: Apply voltage step
) Because an instantaneous change in a capacitor voltage would
require instantaneous increase in energy stored (! CV²), that is,
infinite power.
• Vout approaches its final value asymptotically,
) That is, Vout → V1 as t → ∞.
9RXW

RC RESPONSE: Case 1 (cont.)
time
Vout
0
V1
time
Vout
0
0
V1
τ
ground
R
C
time
Vin
0
0
V1
Exact form of Vout?
Equation for Vout: Do you remember
general form?
H

9
9

W

RXW
τ
−
−
=

([SRQHQWLDO

• What is τ?
time
Vin
0
V1
time
Vout
0
V1
τ
– If C is bigger, it takes longer (τ↑).
– If R is bigger, it takes longer (τ↑).
Thus, τ is proportional to RC.
) In fact, τ = RC !
# Thus,

5
W
RXW H
9
9 −
−
=
H

9
9

W

RXW
τ
−
−
=
9LQ
5
9RXW

L
L5

H

9
9
WKDW
3URRI
5

W

RXW
−
−
=
9LQ
5
9RXW

L
L5
ODZ
FH
FDSDFLWDQ
L
ODZ
V
2KP

GW
G9

5
9
9
L
RXW
RXW
LQ
5
=
−
=

L
L
%XW
5 =
9
9
5

GW
G9
GW
G9

5
9
9
7KXV
RXW
LQ
RXW
RXW
RXW
LQ
−
=
=
−
RU

RC RESPONSE Case 1 (cont.)
5

W
H

9
RXW
9
WKDW
3URRI
−
−
=
+
=
=
=
=

W
DW

RXW
9
DQG
FRQVWDQW

9
LQ
9
%XW
I claim that the solution to this
first-order linear differential
equation is:
5

W
H

9
RXW
9 −
−
=
We have: )
out
V
in
(V
RC
1
dt
out
dV
−
= Proof by substitution:
and
2.

W
DW

9RXW
+
=
=

5

9

5
W
H
9
9
5
5
W
H
RXW
9
LQ
9
5
GW
RXW
G9
−
−
−
=
−
↓
−
=

?
?
5
W
H
5
9
5
W
H

5

9
−
=
−
FOHDUO

RC RESPONSE (cont.)
*HQHUDOL]DWLRQ
Vin switches at t = 0; then for any time interval t 0, in which Vin is a
constant, Vout is always of the form: 5

W
RXW
%H
$
9 −
+
=
We determine A and B from the initial voltage on C, and the
value of Vin. Assume Vin “switches” at t=0 from Vco to V1:
YROWDJH
LQLWLDO
9
9

W
DW
)LUVW R
≡
=
) Thus, R
9
%
$ =
+

9
9

W
DV →
∞
→
) Thus,
R 9
9
% −
=
⇒

9
$ =
9LQ
5
9RXW

L
L5

Examples
LQ
5
RXW

−
9
W
VHF

5 =
9

R
9 =
0
2
4
6
8
10
12
0 0.01 0.02 0.03 0.04 0.05
tim e (sec)
V
out
A= 10
B= -10
0
2
4
6
8
10
12
0 0.01 0.02 0.03 0.04 0
time (sec)
Vout
A= 10
B= -5
0
2
4
6
8
10
12
0 0.01 0.02 0.03 0.04 0
time (sec)
Vout
A=0
B=0
0
2
4
6
8
10
12
0 0.01 0.02 0.03 0.04 0.05
time (sec)
Vout
A=0
B=5

9 =

9 =

R
9 =
5

W
RXW
%H
$
9 −
+
=

HOW TO AVOID ALL MATH!
① Sketch waveform (starts at Vco, ends asymptotically at V1, initial
slope intersects at t = RC)
② Write equation: 2a. constant term A = limit of V as t → ∞
2b. pre-exponent B = initial value − constant term
LQ
5
RXW
9R

−

5
¤

LQ
5
RXW
9R

−

5 µVHF

W
-6
-5
-4
-3
-2
-1
0
0 1 2 3 4
time (msec)
Vout

W
H
RXW
9 −
−
−
=

W
H

RXW
9
−
−
+
=
0
1
2
3
4
5
6
7
8
9
10
0 0.1 0.2 0.3 0.4 0.5
t in microseconds
Vout

0
1
2
3
4
5
6
0 2 4 6 8
time (microseconds)
Vout
LQ
5
RXW
9R 9
5 µVHF

W µVHF
COMPLICATION: Event Happens at t ≠ 0
(Solution: Shift reference time to time of event)
Example: switch closes at 1µsec

−
×
−
−
−
=
W
H
9
We shift the time axis here by one microsecond, i.e.
imagine a new time coordinate t* = t-1µsec so that
in the new time domain, the event happens at t* = 0
and our standard solution applies. Of course we
replace t* by t -1µsec in the equations and plots. Thus
instead of t* =0 we have t = 1µsec, etc.

0
1
2
3
4
5
6
0 2 4 6 8 10
time (microseconds)
Vout
2.5 4.5
W

¤
×
5
9RXW
9R

−
9
5 µVHF

W

¤
COMPLICATION: Event Happens at t ≠ 0
(Solution: Shift reference time to time of event)
Example: Switch rises at t = 1µsec,
falls at t = 2.5µsec
Thus at t = 2.5µsec, rising voltage reaches
9

@
H

=
− −
×
−
×
−
−

W
H

9
−
×
−
−
−
−
=
Solution: during the first rise V obeys:
Now starting at 2.5msec we are
discharging the capacitor so the
form is a falling exponential with
initial value 2.6 V:

−
−
×
−
−
=
[
W
H
9

FINAL EXAMPLE
Your photo flash charges a 1000µF capacitor from a 50V source
through a 2K resistor. If the capacitor is initially uncharged, how long
must you wait for it to reach 95% charged (47.5 V)?
VHF

[
W =
0
10
20
30
40
50
0 2 4 6 8 10
time in seconds
Vout
V=47.5 at
t = ??
9RXW
9R 9

−
9
¤ )
.
By inspection: VR

W
R H
9 −
−
=
H

W

[
⇒
=

⇒
−
=
− [
W
H
Solution: VHF

.

5
=
×
= −

Digital Building Blocks
• Logical 1 ≡ 5V
(negative logic)
There can be different voltage value
for different digital circuit device.
Logical 1 ≡ 3.3V or
Logical 1 ≡ 2V

So Why Digital?
For example, why CDROM audio vs vinyl recordings?)
• Digital signals can be transmitted, received, amplified, and re-
transmitted with no degradation.
• Binary numbers are a natural method of expressing logical variables.
• Complex logical functions are easily expressed as binary functions
(e.g., in control applications … see next page).
• Digital signals are easy to manipulate (as we shall see).
• With digital representation, we can achieve arbitrary levels of “dynamic
range,” that is, the ratio of the largest possible signal to the smallest
than can be distinguished above the background noise
• Digital information is easily and inexpensively stored (in RAM, ROM,
EPROM, etc.), again with arbitrary accuracy.

Digital Blocks
• 2 Types of Digital Blocks
– Combination logic blocks (e.g. AND gate) chapter 11.2
– Sequential blocks (e.g. Flips Flops) chapter 11.3
• Logic blocks have one/several inputs and one output

Digital Control Example: Hot Tub Controller
Algorithm: Turn on tub heater if Temp less than desired Temp (T Tset)
and motor is on and key switch to activate hot tub is closed. Suppose
there is also a “test switch” which temporarily activates heater when
depressed.
Approach: Series switches : C = key switch, B = relay closed if motor is on,
A = bimetallic thermostatic switch. T = Test switch.
Simple Schematic Diagram of Possible Circuit:
9 +HDWHU
% $
7


Evaluation of Logical Expressions with “Truth Tables”
$ % 7 +

Truth Table for Heater Algorithm

Logical Expressions to express Truth Tables
We need a notation for logic expressions.
Standard logic notation and logic gates:
AND: “dot”
OR : “+ sign”
NOT: “bar over symbol for complement” Example: Z = A
With these basic operations we can construct any logical
expression.
Examples: X = A · B ; Y = A · B · C
Examples: W = A+B ; Z = A+B+C

Digital Heater Control Example (cont.)
• Logical Statement: H = 1 if A and B and C are 1 or T is 1.
• Remember we use “dot” to designate logical “and” and “+” to designate
logical “or” in switching algebra. So how can we express this as a
Boolean Expression?
Logical Expression : To create logical values we will define a closed
switch as “True”, ie boolean 1 (and thus an open switch as 0).
Heater is on (H=1) if (A and B and C are 1) or T is 1
‡ %RROHDQ ([SUHVVLRQ + $ Ã % Ã 7

The Important Logical Functions
The most frequent (i.e. important) logical functions are
implemented as electronic “building blocks” or “gates”.
We already know about AND , OR and NOT What are some
others:
Combination of above: inverted AND = NAND,
inverted OR = NOR
And one other basic function is often used: the “EXCLUSIVE OR”
… which logically is “or except not and”

Some Important Logical Functions
‡ ¦$1'§
‡ ¦25§
‡ ¦,19(57§ RU ¦127§
‡ ¦QRW $1'§ 1$1'
‡ ¦QRW 25§ 125
‡ H[FOXVLYH 25 ;25

%
$
ZK

RQO
%
$ =
=
⋅ R
%
$
'

%
$
U +
+
+
+
%
$
%
$
LH
GLIIHU
%
$
ZKHQ

RQO
%
$
⋅
+
⊕
H[FHSW

%
$
RU
%
$ ⋅
⋅
⋅

%
$
ZKHQ

O
Q
R
%
$ =
=
+
LQYHUWHG
$
RU
$
RW
Q
$ −
=

DQG
ZKHQ

O
R
$% =
%
$
Q

Logic Gates
These are circuits that accomplish a given logic function such as “OR”. We will
shortly see how such circuits are constructed. Each of the basic logic gates has a
unique symbol, and there are several additional logic gates that are regarded as
important enough to have their own symbol. The full set is: AND, OR, NOT,
NAND, NOR, and EXCLUSIVE OR.
$
%
$±%
$1'

$
%
1$1'
%
$⋅

(;/86,9( 25
$
%
125
$
%
%
$+
127
$ $
25
$
%
$%
%
$
⊕
=

The basic gates in Digital Electronics
2 input OR gate. 3 input OR gate

• 3 input AND gate •3 input NAND (NOT-AND) gate
•NOT/INVERSE/COMPLEMENT

• NOR (NOT-OR)

• F = A + B A OR B
• F = A • B A AND B
• NOT (A OR B) alternative notation: (A+B)’
• NOT (A AND B) (A • B)’
%
$
) +
=
%
$
) •
=
%
$
$
) +
=
Given
+ draw the logic blocks
+ write the truth table
• 3 inputs: NOT A, A, B
•F1 = (NOT A) OR B
•F = A AND F1

Logic Synthesis
• So far, when given a logic blocks → generate the truth table
Can we reverse the process? Logic synthesis
• We need a certain truth table → Find the logic blocks to implement it
• For example, a 2 inputs (A, B) and 1 output (F)
$%
)
%
$
)
%
$
)
$%
)
=
=
=
=

Logic Synthesis
• Next, we can combine these blocks AB, AB’, A’B, (AB)’
through an “OR” gate → AB + AB’…
• This is called the Sum-of-products method
• Example F = A’B + AB can be implemented by the following:
• On the other hand, F = A’B + AB can be simplified
into F = (A’ + A) B = (1) B = B

Logic Synthesis (example)
• Use logic blocks to perform binary arithmetic (half adder):
• 2 binary inputs A and B, the result is 2 bits CD
A
+ B
-------------
C D
The truth table is: Input Output
A B C D
0 0 0 0
0 1 0 1
1 0 0 1
1 1 1 0

Logic Synthesis (example)
• Using Sum-of-product method:
• We only tackle the C and D with a “one” in the truth table:
– for output D = 1 (second row in the table), A = 0, B = 1 → F1 = A’B
– for output D = 1 (third row in the table), A = 1, B = 0 → F2 = AB’
– for output C to be equal to 1, A=1, B=1 → F3 = AB
• These 3 entries can be “realized” by the following:
A
B
A
B
A
B
A
B
A
B
D
D
C
C

Practical logic blocks

Practical logic blocks: Electrical Characteristics

Flips Flops (Sequential Blocks)
• Output of logic blocks depend on input at any instant*
• Output of sequential blocks depend on the previous input
as well as the current input (in other word, it has “memory”
effect)
3 types of Flips Flops: S-R Flip Flops, D Flip Flops,
J-K Flip Flops

S-R Flips Flops
• Rule 1
– If S=0 and R=0, Q does not change.
• Rule 2
– If S=0 and R=1, then regardless of past
history Q=0
• Rule 3
– If S=1 and R=0, then regardless of past
history Q=1
• Rule 4
– If S=1 and R=1 is a meaningless instruction, which should not be used.

Realization of S-R Flips Flops
• Truth Table
•Why do we need to guess Q and Q’? The reason is that FF needs more
than the current inputs, different current state of Q and Q’ will generate
different Q, Q’ output. And we don’t know what is the current Q and Q’, so
we can guess it in conjunction with the inputs to generate a truth table.
•S = 0 and R = 0 → no change in Q and Q’
•S = 1 → Q = 1, Q’ = 0
•R = 1 → Q = 0, Q’ = 1
•S = 1 and R = 1 → Q = 1, Q’ = 1 (don’t use)

S-R Flips Flops (example)
• S = 0 and R = 0 → no change in Q and Q’
• S = 1 → Q = 1, Q’ = 0
• R = 1 → Q = 0, Q’ = 1
• S = 1 and R = 1 → Q = 1, Q’ = 1 (don’t use)

D Flips Flops
‡ ORFNHG )OLS )ORSV
¤ )OLS )ORSV GRHV QRW FKDQJH VWDWH
XQWLO DQ LQVWUXFWLRQ LV JLYHQ WKUX
WKH FORFN .
•Truth Table of D Flip Flops

D Flips Flops (example realization)
D Flip Flops realized using
6 NAND gates
16M RAM contains
16×1024 ×1024 flip flops
Propagation delay - a small
delay between the change
CLK and the time Q actually
changed. (this is not shown in
the timing diagram)

Summary
‡ 'LJLWDO EORFNV
¤ RPELQDWLRQDO EORFNV
‡ RXWSXW RI D ORJLF EORFNV GHSHQGV RQ WKH LQSXWV DW DQ LQVWDQW RI WLPH
‡ ([DPSOHV DUH $1' 25 LQYHUWHU 203/(0(17 1$1'
125 ;25 H[FOXVLYH RU
¤ 6HTXHQWLDO EORFNV
‡ 6HTXHQWLDO EORFNV UHPHPEHU LQSXWV DSSOLHG DW HDUOLHU WLPH
‡ ([DPSOHV DUH 65 IOLS IORSV ' IOLS IORSV -. IOLS IORSVž
‡ 0DWKHPDWLFDO H[SUHVVLRQV IRU ORJLFDO RSHUDWLRQV DUH ZULWWHQ XVLQJ %RROHDQ DOJHEUD
‡ 7KH ORJLF EORFNV LV VSHFLILHG E D WDEOH VKRZLQJ WKH RXWSXWV WKDW UHVXOW IURP
YDULRXV FRPELQDWLRQ RI LQSXW 7KLV WDEOH LV NQRZQ DV WKH WUXWK WDEOH
‡ $Q WUXWK WDEOH FDQ EH UHDOL]H E DSSURSULDWH FRQQHFWLRQ RI LQYHUWHUV $1'
JDWHV DQG RQH 25 JDWH XVLQJ WKH VXPRISURGXFW PHWKRG +RZHYHU WKLV PD
QRW EH WKH VLPSOHVW UHDOL]DWLRQ RI WKH WUXWK WDEOH
‡ 'LIIHUHQW IOLS IORSV H[LVW 65 )) ' )) GLIIHULQJ LQ ZDV LQVWUXFWLRQ IRU
VWRULQJ LQIRUPDWLRQ DUH DSSOLHG 65 )) FDQ EH EXLOW E 1$1' JDWHV '
FORFNHG )) LV EXLOW E PRUH ORJLF JDWHV EXW DUH VLPSOHU WR XVH

tran.pdf

More Related Content

Similar to tran.pdf

tran.pdf