SlideShare a Scribd company logo
BaySand, Inc. - MCSC FPGA
Convert Xilinx/Altera in less than 10 weeks
EBBM, Inc.
App Note # BAY26170001
mcFPGA - Simplifying FPGA Conversions
BaySand simplifying FPGA conversions
Call Toll-free +1 (833) EBBMinc
simplifying FPGA conversions - Call Toll-free +1 (833) EBBMinc
 SoC Design Reuse Platform
 mcCAP
 FPGA ASIC Platform Solution
 mcASIC
 mcFPGA
 Multi Project Wafer (MPW)
 mcASIC Ultra Shuttle
 Licensing
 RISCV Technology
 IP Hard and Soft Cores
 SecureRF Ironwood™
 SecureRF WalnutDSA™
CUSTOM LOGIC PLATFORM
BaySand technology at work for youCONNECTING YOUR DESIGN TO THE TECHNOLOGY
RESOURCES YOU NEED
BaySand’s ultimate comprehensive multi-process node custom logic technology has
the fastest time-to-market (TTM) and optimized unit cost (ASP) compared to any
other existing solution! The MCSC (Metal Configurable Standard Cell) is patented,
innovative disruptive 4 metal layer only configurable mcASIC, mcFPGA, mcCAP
(SOC), and Field Configurable fcDSP products supporting designs from 14nm to
65nm.
The mcFPGA is a drop-in replacement for Xilinx / Altera devices and provides up-to
10X power reduction, 5X performance improvement, and up-to 10X unit price (ASP)
reduction.
One major distinction is the ability to deliver Packaged & Tested (DFT, ATPG and
BIST ) devices 7-10 weeks from RTL with no EDA license or proprietary tools
required.
Flexible solutions for your design needs
BAYSANDs COMPREHENSIVE END TO END SOLUTION
MCSC CUSTOM LOGIC PLATFORM
BaySand has the options to articulate and realize your custom logic. Our family of
metal configurable technologies, cell libraries, I/Os, memory, PLLs, PHYs, and trans-
ceivers serve as the platform for a complete metal configurable product design.
Fast quantum-resistant authentication and data protection solutions for low-
resource IoT devices, high performance computing, and data farms with up to 60
times efficiency over ECC and up to 140 times less energy.
The MCSC platform will protect your design even when quantum computers become
available and render currently-used methods obsolete.
MCSC Platform Benefits
• Use your existing IDE tools
• Clock Tree per design need
• IO support for 1.6Gbps LVDS/DDR3
• Streamlined Test Program Development
• NO TOOLING - Use existing package
• USE EXISTING test board AND probe-card
• Lowest Project Lifecycle Cost - Low NRE - Low unit cost
POWER BENCHMARK
Lowest Power Consumption. Power is
becoming the primary concern for
most FPGA designs. Beyond meeting
thermal constraints, lowering power
improves system cost and reliability,
and supports increased performance.
By leveraging power advantage of
MCSC Technology (inherent ASIC like
power advantage), mcFPGA can
achieve up to 10X power reduction
compared to FPGAs by lowering both
static and dynamic power consump-
tion.
FREQUENCY BENCHMARK
Breaking through 28nm Xilinx/Altera
FPGA Performance Limits. Building on
the MCSC logic architecture and tech-
nology, mcFPGA families enable much
higher performance compared to
FPGAs which may even be one or two
process technology nodes ahead.
Based on many FPGA design to ASIC
migration examples, we can consist-
ently achieve easy migration in terms
of performance to mcF65L (65nm) or
mcF40L (40nm) devices from 28nm
FPGA devices.
BAYSAND’s IP WIZARD on the WEB
BaySand provides Xpresso, which mim-
ics the functionality of IP wizards com-
monly found in FPGA SW, to facilitate
the designers ability to generate the
desired IP function for the application
and customization. The user interface
is intuitive and similar to FPGA IP wiz-
ards for various IPs and generates all
files needed for implementation and
verification.
simplifying FPGA conversions - Call Toll-free +1 (833) EBBMinc
Dr. Salah M. Werfelli has over 30 years of experience in system and integrated circuit (IC) design, and Executive Management and leadership.
Before Co-Founding BaySand he was an Executive Vice President for eASIC. Prior, he worked with Cadence Design Systems where he held various
executive positions including corporate Vice President of Technology, responsible for M&A and business development worldwide. While serving
with Cadence, he was the chief architect for the EDA industry’s first major outsourcing project with Unisys Corp.
Ehud Yuhjtman has over 30 years of experience in the communication and chip market. Before joining BaySand, Inc. asExecutive Vice President,
and Co-Founder, Mr. Yuhjtman served as CEO of FalconX Accelerator where he developed Low Power Digital Signal Processing IP with unique
flexibility and “on the fly” configuration targeting image processing, mobile devices & stations, consumer, automotive, industrial and IoT markets.
Jonathan Park has over 25 years of experience in engineering and executive management. As BaySand’s CTO, and Co-Founder, he has served to
develop and to bring innovative and disruptive Metal Configurable Standard Cell (MCSC) technology to product realization. Prior to co-founding
BaySand, he served as Vice President of Engineering at eASIC. Earlier in his career, he has developed and launched two subsequent generations of
Altera’s “HardCopy” products. Mr. Park has 10 patents in the fields of metal programmable devices and methodology.
Asher Hazanchuk has over 30 years of experience in product planning & engineering management. Before joining BaySand, Inc. as Executive Vice
President, CTO DSP Engineering, and Co-Founder, Mr. Hazanchuk served as DSP solutions system architect at Lattice Semiconductor, where he
received the 2011 Innovator of the Year Award and managed the DSP IP cores group at Altera. Mr. Hazanchuk developed more than 15 patents.
Moazzem Hossain has over 20 years of experience in ASIC and EDA industries. Before joining BaySand, Inc. as Executive Vice President of Design
Solutions, Mr. Hossain co-founded Fastrack Design, an ASIC design solutions and services company. Mr. Hossain has 4 patents and over 40 tech-
nical publications in the areas of electronic design and design automation.
BaySand, Inc. - Management Team
BRIDGING the CUSTOM LOGIC GAP
mcFPGA ==> mcASIC ==> mcSOC
EBBM, Inc.
AMERICA, GREECE, CANADA
Sales / Field Application Engineers
Call Toll-free +1 (833) EBBMinc for detailed BaySand Info and samples
http://ebbm.net
fae@ebbm.net
ΜΙΛΆΜΕ ΕΛΛΗΝΙΚΆ, NOUS PARLONS FRANCAIS, FALAMOS PORTUGUES
simplifying FPGA conversions
© 2017 EBBM, Inc.
EBBM, and the EBBM logo are trademarks of EBBM, Inc in the U.S. and/or other countries.
BAYSAND, MCSC, XPRESSO, mcASIC, mcFPGA, mcCAP , fcDSP and the BAYSAND logo are trademarks of BAYSAND, Inc in the U.S. and/or other countries.
Altera, Stratix, Cyclone, and Arria are trademarks of Intel Corp in the U.S. and/or other countries.
Xilinx, Artix, Spartan, and Virtex are trademarks of Xilinx, Corp in the U.S. and/or other countries.
SecureRF, Ironwood™ and WalnutDSA™ are trademarks of SecureRF Corp in the U.S. and/or other countries.
* Benchmark data may vary in individual applications.
* TTM - time to market for FPGA to ASIC statement of less than 10 week sample delivery is based from the date of receipt of customer RTL and approval by BaySand.

More Related Content

Similar to Convert Altera Xilinx FPGA to BaySand mcFPGA

SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
Chili.CHIPS
 
Who Is This Guy?
Who Is This Guy?Who Is This Guy?
Who Is This Guy?
Chili.CHIPS
 
hyperlynx_compress.pdf
hyperlynx_compress.pdfhyperlynx_compress.pdf
hyperlynx_compress.pdf
raimonribal
 
TechWiseTV Workshop: Programmable ASICs
TechWiseTV Workshop: Programmable ASICsTechWiseTV Workshop: Programmable ASICs
TechWiseTV Workshop: Programmable ASICs
Robb Boyd
 
s2c-success-story-penstar.pdf
s2c-success-story-penstar.pdfs2c-success-story-penstar.pdf
s2c-success-story-penstar.pdf
S2C Limited
 
resume_jason_v1
resume_jason_v1resume_jason_v1
resume_jason_v1
Jason Chang
 
scottjgriffith_CV
scottjgriffith_CVscottjgriffith_CV
scottjgriffith_CV
Scott Griffith
 
Detailed Cv
Detailed CvDetailed Cv
Detailed Cv
m_y_abdulghany
 
s2c-success-story-ingenic.pdf
s2c-success-story-ingenic.pdfs2c-success-story-ingenic.pdf
s2c-success-story-ingenic.pdf
S2C Limited
 
Asic
AsicAsic
Resume_A0
Resume_A0Resume_A0
Resume_A0
Michael Young
 
Resume_Bhasker
Resume_BhaskerResume_Bhasker
Resume_Bhasker
bhasker esarapu
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Altera Corporation
 
Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018
Jay Vicory
 
s2c-success-story-leadcore.pdf
s2c-success-story-leadcore.pdfs2c-success-story-leadcore.pdf
s2c-success-story-leadcore.pdf
S2C Limited
 
Vamsi_Resume
Vamsi_ResumeVamsi_Resume
Vamsi_Resume
Vamsi Krishna Gomatam
 
Peaceful coexistence among architectures
Peaceful coexistence among architecturesPeaceful coexistence among architectures
Peaceful coexistence among architectures
Andreas Olofsson
 
MohanMG_Professional CV
MohanMG_Professional CVMohanMG_Professional CV
MohanMG_Professional CV
Mohan Mg
 
hjsklar CV
hjsklar CVhjsklar CV
hjsklar CV
hjsklar
 
lith-guest-lecture-2015
lith-guest-lecture-2015lith-guest-lecture-2015
lith-guest-lecture-2015
Bj Fjellborg
 

Similar to Convert Altera Xilinx FPGA to BaySand mcFPGA (20)

SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Who Is This Guy?
Who Is This Guy?Who Is This Guy?
Who Is This Guy?
 
hyperlynx_compress.pdf
hyperlynx_compress.pdfhyperlynx_compress.pdf
hyperlynx_compress.pdf
 
TechWiseTV Workshop: Programmable ASICs
TechWiseTV Workshop: Programmable ASICsTechWiseTV Workshop: Programmable ASICs
TechWiseTV Workshop: Programmable ASICs
 
s2c-success-story-penstar.pdf
s2c-success-story-penstar.pdfs2c-success-story-penstar.pdf
s2c-success-story-penstar.pdf
 
resume_jason_v1
resume_jason_v1resume_jason_v1
resume_jason_v1
 
scottjgriffith_CV
scottjgriffith_CVscottjgriffith_CV
scottjgriffith_CV
 
Detailed Cv
Detailed CvDetailed Cv
Detailed Cv
 
s2c-success-story-ingenic.pdf
s2c-success-story-ingenic.pdfs2c-success-story-ingenic.pdf
s2c-success-story-ingenic.pdf
 
Asic
AsicAsic
Asic
 
Resume_A0
Resume_A0Resume_A0
Resume_A0
 
Resume_Bhasker
Resume_BhaskerResume_Bhasker
Resume_Bhasker
 
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case StudyTraditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
Traditional vs. SoC FPGA Design Flow A Video Pipeline Case Study
 
Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018Jay_Vicory_Resume_2018
Jay_Vicory_Resume_2018
 
s2c-success-story-leadcore.pdf
s2c-success-story-leadcore.pdfs2c-success-story-leadcore.pdf
s2c-success-story-leadcore.pdf
 
Vamsi_Resume
Vamsi_ResumeVamsi_Resume
Vamsi_Resume
 
Peaceful coexistence among architectures
Peaceful coexistence among architecturesPeaceful coexistence among architectures
Peaceful coexistence among architectures
 
MohanMG_Professional CV
MohanMG_Professional CVMohanMG_Professional CV
MohanMG_Professional CV
 
hjsklar CV
hjsklar CVhjsklar CV
hjsklar CV
 
lith-guest-lecture-2015
lith-guest-lecture-2015lith-guest-lecture-2015
lith-guest-lecture-2015
 

Recently uploaded

Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...
Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...
Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...
Tatiana Kojar
 
Monitoring and Managing Anomaly Detection on OpenShift.pdf
Monitoring and Managing Anomaly Detection on OpenShift.pdfMonitoring and Managing Anomaly Detection on OpenShift.pdf
Monitoring and Managing Anomaly Detection on OpenShift.pdf
Tosin Akinosho
 
Columbus Data & Analytics Wednesdays - June 2024
Columbus Data & Analytics Wednesdays - June 2024Columbus Data & Analytics Wednesdays - June 2024
Columbus Data & Analytics Wednesdays - June 2024
Jason Packer
 
Public CyberSecurity Awareness Presentation 2024.pptx
Public CyberSecurity Awareness Presentation 2024.pptxPublic CyberSecurity Awareness Presentation 2024.pptx
Public CyberSecurity Awareness Presentation 2024.pptx
marufrahmanstratejm
 
Dandelion Hashtable: beyond billion requests per second on a commodity server
Dandelion Hashtable: beyond billion requests per second on a commodity serverDandelion Hashtable: beyond billion requests per second on a commodity server
Dandelion Hashtable: beyond billion requests per second on a commodity server
Antonios Katsarakis
 
Introduction of Cybersecurity with OSS at Code Europe 2024
Introduction of Cybersecurity with OSS  at Code Europe 2024Introduction of Cybersecurity with OSS  at Code Europe 2024
Introduction of Cybersecurity with OSS at Code Europe 2024
Hiroshi SHIBATA
 
System Design Case Study: Building a Scalable E-Commerce Platform - Hiike
System Design Case Study: Building a Scalable E-Commerce Platform - HiikeSystem Design Case Study: Building a Scalable E-Commerce Platform - Hiike
System Design Case Study: Building a Scalable E-Commerce Platform - Hiike
Hiike
 
Trusted Execution Environment for Decentralized Process Mining
Trusted Execution Environment for Decentralized Process MiningTrusted Execution Environment for Decentralized Process Mining
Trusted Execution Environment for Decentralized Process Mining
LucaBarbaro3
 
SAP S/4 HANA sourcing and procurement to Public cloud
SAP S/4 HANA sourcing and procurement to Public cloudSAP S/4 HANA sourcing and procurement to Public cloud
SAP S/4 HANA sourcing and procurement to Public cloud
maazsz111
 
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development ProvidersYour One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
akankshawande
 
Skybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoptionSkybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoption
Tatiana Kojar
 
Generating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and MilvusGenerating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and Milvus
Zilliz
 
JavaLand 2024: Application Development Green Masterplan
JavaLand 2024: Application Development Green MasterplanJavaLand 2024: Application Development Green Masterplan
JavaLand 2024: Application Development Green Masterplan
Miro Wengner
 
Best 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERPBest 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERP
Pixlogix Infotech
 
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
Alex Pruden
 
FREE A4 Cyber Security Awareness Posters-Social Engineering part 3
FREE A4 Cyber Security Awareness  Posters-Social Engineering part 3FREE A4 Cyber Security Awareness  Posters-Social Engineering part 3
FREE A4 Cyber Security Awareness Posters-Social Engineering part 3
Data Hops
 
Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...
Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...
Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...
saastr
 
Energy Efficient Video Encoding for Cloud and Edge Computing Instances
Energy Efficient Video Encoding for Cloud and Edge Computing InstancesEnergy Efficient Video Encoding for Cloud and Edge Computing Instances
Energy Efficient Video Encoding for Cloud and Edge Computing Instances
Alpen-Adria-Universität
 
HCL Notes and Domino License Cost Reduction in the World of DLAU
HCL Notes and Domino License Cost Reduction in the World of DLAUHCL Notes and Domino License Cost Reduction in the World of DLAU
HCL Notes and Domino License Cost Reduction in the World of DLAU
panagenda
 
dbms calicut university B. sc Cs 4th sem.pdf
dbms  calicut university B. sc Cs 4th sem.pdfdbms  calicut university B. sc Cs 4th sem.pdf
dbms calicut university B. sc Cs 4th sem.pdf
Shinana2
 

Recently uploaded (20)

Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...
Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...
Skybuffer AI: Advanced Conversational and Generative AI Solution on SAP Busin...
 
Monitoring and Managing Anomaly Detection on OpenShift.pdf
Monitoring and Managing Anomaly Detection on OpenShift.pdfMonitoring and Managing Anomaly Detection on OpenShift.pdf
Monitoring and Managing Anomaly Detection on OpenShift.pdf
 
Columbus Data & Analytics Wednesdays - June 2024
Columbus Data & Analytics Wednesdays - June 2024Columbus Data & Analytics Wednesdays - June 2024
Columbus Data & Analytics Wednesdays - June 2024
 
Public CyberSecurity Awareness Presentation 2024.pptx
Public CyberSecurity Awareness Presentation 2024.pptxPublic CyberSecurity Awareness Presentation 2024.pptx
Public CyberSecurity Awareness Presentation 2024.pptx
 
Dandelion Hashtable: beyond billion requests per second on a commodity server
Dandelion Hashtable: beyond billion requests per second on a commodity serverDandelion Hashtable: beyond billion requests per second on a commodity server
Dandelion Hashtable: beyond billion requests per second on a commodity server
 
Introduction of Cybersecurity with OSS at Code Europe 2024
Introduction of Cybersecurity with OSS  at Code Europe 2024Introduction of Cybersecurity with OSS  at Code Europe 2024
Introduction of Cybersecurity with OSS at Code Europe 2024
 
System Design Case Study: Building a Scalable E-Commerce Platform - Hiike
System Design Case Study: Building a Scalable E-Commerce Platform - HiikeSystem Design Case Study: Building a Scalable E-Commerce Platform - Hiike
System Design Case Study: Building a Scalable E-Commerce Platform - Hiike
 
Trusted Execution Environment for Decentralized Process Mining
Trusted Execution Environment for Decentralized Process MiningTrusted Execution Environment for Decentralized Process Mining
Trusted Execution Environment for Decentralized Process Mining
 
SAP S/4 HANA sourcing and procurement to Public cloud
SAP S/4 HANA sourcing and procurement to Public cloudSAP S/4 HANA sourcing and procurement to Public cloud
SAP S/4 HANA sourcing and procurement to Public cloud
 
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development ProvidersYour One-Stop Shop for Python Success: Top 10 US Python Development Providers
Your One-Stop Shop for Python Success: Top 10 US Python Development Providers
 
Skybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoptionSkybuffer SAM4U tool for SAP license adoption
Skybuffer SAM4U tool for SAP license adoption
 
Generating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and MilvusGenerating privacy-protected synthetic data using Secludy and Milvus
Generating privacy-protected synthetic data using Secludy and Milvus
 
JavaLand 2024: Application Development Green Masterplan
JavaLand 2024: Application Development Green MasterplanJavaLand 2024: Application Development Green Masterplan
JavaLand 2024: Application Development Green Masterplan
 
Best 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERPBest 20 SEO Techniques To Improve Website Visibility In SERP
Best 20 SEO Techniques To Improve Website Visibility In SERP
 
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
zkStudyClub - LatticeFold: A Lattice-based Folding Scheme and its Application...
 
FREE A4 Cyber Security Awareness Posters-Social Engineering part 3
FREE A4 Cyber Security Awareness  Posters-Social Engineering part 3FREE A4 Cyber Security Awareness  Posters-Social Engineering part 3
FREE A4 Cyber Security Awareness Posters-Social Engineering part 3
 
Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...
Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...
Overcoming the PLG Trap: Lessons from Canva's Head of Sales & Head of EMEA Da...
 
Energy Efficient Video Encoding for Cloud and Edge Computing Instances
Energy Efficient Video Encoding for Cloud and Edge Computing InstancesEnergy Efficient Video Encoding for Cloud and Edge Computing Instances
Energy Efficient Video Encoding for Cloud and Edge Computing Instances
 
HCL Notes and Domino License Cost Reduction in the World of DLAU
HCL Notes and Domino License Cost Reduction in the World of DLAUHCL Notes and Domino License Cost Reduction in the World of DLAU
HCL Notes and Domino License Cost Reduction in the World of DLAU
 
dbms calicut university B. sc Cs 4th sem.pdf
dbms  calicut university B. sc Cs 4th sem.pdfdbms  calicut university B. sc Cs 4th sem.pdf
dbms calicut university B. sc Cs 4th sem.pdf
 

Convert Altera Xilinx FPGA to BaySand mcFPGA

  • 1. BaySand, Inc. - MCSC FPGA Convert Xilinx/Altera in less than 10 weeks EBBM, Inc. App Note # BAY26170001 mcFPGA - Simplifying FPGA Conversions BaySand simplifying FPGA conversions Call Toll-free +1 (833) EBBMinc
  • 2. simplifying FPGA conversions - Call Toll-free +1 (833) EBBMinc  SoC Design Reuse Platform  mcCAP  FPGA ASIC Platform Solution  mcASIC  mcFPGA  Multi Project Wafer (MPW)  mcASIC Ultra Shuttle  Licensing  RISCV Technology  IP Hard and Soft Cores  SecureRF Ironwood™  SecureRF WalnutDSA™ CUSTOM LOGIC PLATFORM BaySand technology at work for youCONNECTING YOUR DESIGN TO THE TECHNOLOGY RESOURCES YOU NEED BaySand’s ultimate comprehensive multi-process node custom logic technology has the fastest time-to-market (TTM) and optimized unit cost (ASP) compared to any other existing solution! The MCSC (Metal Configurable Standard Cell) is patented, innovative disruptive 4 metal layer only configurable mcASIC, mcFPGA, mcCAP (SOC), and Field Configurable fcDSP products supporting designs from 14nm to 65nm. The mcFPGA is a drop-in replacement for Xilinx / Altera devices and provides up-to 10X power reduction, 5X performance improvement, and up-to 10X unit price (ASP) reduction. One major distinction is the ability to deliver Packaged & Tested (DFT, ATPG and BIST ) devices 7-10 weeks from RTL with no EDA license or proprietary tools required. Flexible solutions for your design needs BAYSANDs COMPREHENSIVE END TO END SOLUTION MCSC CUSTOM LOGIC PLATFORM BaySand has the options to articulate and realize your custom logic. Our family of metal configurable technologies, cell libraries, I/Os, memory, PLLs, PHYs, and trans- ceivers serve as the platform for a complete metal configurable product design. Fast quantum-resistant authentication and data protection solutions for low- resource IoT devices, high performance computing, and data farms with up to 60 times efficiency over ECC and up to 140 times less energy. The MCSC platform will protect your design even when quantum computers become available and render currently-used methods obsolete. MCSC Platform Benefits • Use your existing IDE tools • Clock Tree per design need • IO support for 1.6Gbps LVDS/DDR3 • Streamlined Test Program Development • NO TOOLING - Use existing package • USE EXISTING test board AND probe-card • Lowest Project Lifecycle Cost - Low NRE - Low unit cost
  • 3. POWER BENCHMARK Lowest Power Consumption. Power is becoming the primary concern for most FPGA designs. Beyond meeting thermal constraints, lowering power improves system cost and reliability, and supports increased performance. By leveraging power advantage of MCSC Technology (inherent ASIC like power advantage), mcFPGA can achieve up to 10X power reduction compared to FPGAs by lowering both static and dynamic power consump- tion. FREQUENCY BENCHMARK Breaking through 28nm Xilinx/Altera FPGA Performance Limits. Building on the MCSC logic architecture and tech- nology, mcFPGA families enable much higher performance compared to FPGAs which may even be one or two process technology nodes ahead. Based on many FPGA design to ASIC migration examples, we can consist- ently achieve easy migration in terms of performance to mcF65L (65nm) or mcF40L (40nm) devices from 28nm FPGA devices. BAYSAND’s IP WIZARD on the WEB BaySand provides Xpresso, which mim- ics the functionality of IP wizards com- monly found in FPGA SW, to facilitate the designers ability to generate the desired IP function for the application and customization. The user interface is intuitive and similar to FPGA IP wiz- ards for various IPs and generates all files needed for implementation and verification. simplifying FPGA conversions - Call Toll-free +1 (833) EBBMinc
  • 4. Dr. Salah M. Werfelli has over 30 years of experience in system and integrated circuit (IC) design, and Executive Management and leadership. Before Co-Founding BaySand he was an Executive Vice President for eASIC. Prior, he worked with Cadence Design Systems where he held various executive positions including corporate Vice President of Technology, responsible for M&A and business development worldwide. While serving with Cadence, he was the chief architect for the EDA industry’s first major outsourcing project with Unisys Corp. Ehud Yuhjtman has over 30 years of experience in the communication and chip market. Before joining BaySand, Inc. asExecutive Vice President, and Co-Founder, Mr. Yuhjtman served as CEO of FalconX Accelerator where he developed Low Power Digital Signal Processing IP with unique flexibility and “on the fly” configuration targeting image processing, mobile devices & stations, consumer, automotive, industrial and IoT markets. Jonathan Park has over 25 years of experience in engineering and executive management. As BaySand’s CTO, and Co-Founder, he has served to develop and to bring innovative and disruptive Metal Configurable Standard Cell (MCSC) technology to product realization. Prior to co-founding BaySand, he served as Vice President of Engineering at eASIC. Earlier in his career, he has developed and launched two subsequent generations of Altera’s “HardCopy” products. Mr. Park has 10 patents in the fields of metal programmable devices and methodology. Asher Hazanchuk has over 30 years of experience in product planning & engineering management. Before joining BaySand, Inc. as Executive Vice President, CTO DSP Engineering, and Co-Founder, Mr. Hazanchuk served as DSP solutions system architect at Lattice Semiconductor, where he received the 2011 Innovator of the Year Award and managed the DSP IP cores group at Altera. Mr. Hazanchuk developed more than 15 patents. Moazzem Hossain has over 20 years of experience in ASIC and EDA industries. Before joining BaySand, Inc. as Executive Vice President of Design Solutions, Mr. Hossain co-founded Fastrack Design, an ASIC design solutions and services company. Mr. Hossain has 4 patents and over 40 tech- nical publications in the areas of electronic design and design automation. BaySand, Inc. - Management Team BRIDGING the CUSTOM LOGIC GAP mcFPGA ==> mcASIC ==> mcSOC EBBM, Inc. AMERICA, GREECE, CANADA Sales / Field Application Engineers Call Toll-free +1 (833) EBBMinc for detailed BaySand Info and samples http://ebbm.net fae@ebbm.net ΜΙΛΆΜΕ ΕΛΛΗΝΙΚΆ, NOUS PARLONS FRANCAIS, FALAMOS PORTUGUES simplifying FPGA conversions © 2017 EBBM, Inc. EBBM, and the EBBM logo are trademarks of EBBM, Inc in the U.S. and/or other countries. BAYSAND, MCSC, XPRESSO, mcASIC, mcFPGA, mcCAP , fcDSP and the BAYSAND logo are trademarks of BAYSAND, Inc in the U.S. and/or other countries. Altera, Stratix, Cyclone, and Arria are trademarks of Intel Corp in the U.S. and/or other countries. Xilinx, Artix, Spartan, and Virtex are trademarks of Xilinx, Corp in the U.S. and/or other countries. SecureRF, Ironwood™ and WalnutDSA™ are trademarks of SecureRF Corp in the U.S. and/or other countries. * Benchmark data may vary in individual applications. * TTM - time to market for FPGA to ASIC statement of less than 10 week sample delivery is based from the date of receipt of customer RTL and approval by BaySand.