SlideShare a Scribd company logo
1 of 31
1
Binary Coded Decimal
2
Binary Coded Decimal
Introduction:
Although binary data is the most efficient
storage scheme; every bit pattern represents a
unique, valid value. However, some applications
may not be desirable to work with binary data.
For instance, the internal components of digital
clocks keep track of the time in binary. The
binary value must be converted to decimal
before it can be displayed.
3
Binary Coded Decimal
Because a digital clock is preferable to store the
value as a series of decimal digits, where each
digit is separately represented as its binary
equivalent, the most common format used to
represent decimal data is called binary coded
decimal, or BCD.
4
1. The BCD format
2. Algorithms for addition
3. Algorithms for subtraction
4. Algorithms for multiplication
5. Algorithms for division
Explanation of Binary Coded Decimal
(BCD):
5
1) BCD Numeric Format
Every four bits represent one decimal digit.
 Use decimal values
from 0 to 9
6
 4-bit values above 9 are not used in BCD.
1) BCD Numeric Format
The unused 4-bit values are:
BCD Decimal
1010 10
1011 11
1100 12
1101 13
1110 14
1111 15
7
1) BCD Numeric Format
Multi-digit decimal numbers are stored as
multiple groups of 4 bits per digit.
8
1) BCD Numeric Format
BCD is a signed notation
 positive or negative.
For example, +27 as 0(sign) 0010 0111.
-27 as 1(sign) 0010 0111.
 BCD does not store negative numbers in
two’s complement.
9
1) BCD Numeric Format
Values represented
b3b2b1b0 Sign and magnitude 1’s complement 2’s complement
0111 +7 +7 +7
0110 +6 +6 +6
0101 +5 +5 +5
0100 +4 +4 +4
0011 +3 +3 +3
0010 +2 +2 +2
0001 +1 +1 +1
0000 +0 +0 +0
1000 -0 -7 -8
1001 -1 -6 -7
1010 -2 -5 -6
1011 -3 -4 -5
1100 -4 -3 -4
1101 -5 -2 -3
1110 -6 -1 -2
1111 -7 -0 -1
10
2) Algorithms for Addition
 1100 is not used in BCD.
11
2) Algorithms for Addition
Two errors will occurs in a standard
binary adder.
1) The result is not a valid BCD digit.
2) A valid BCD digit, but not the correct
result.
Solution: You need to add 6 to the result
generated by a binary adder.
12
2) Algorithms for Addition
A simple example of addition in BCD.
0101
+ 1001
1110
+ 0110
1 0100
5
+ 9
Incorrect BCD digit
Add 6
Correct answer
1 4
13
2) Algorithms for Addition
A BCD adder
1001
0101
0001 = 1
0100 = 4
If the result,
S3 S2 S1 S0, is
not a valid
BCD digit,
the multiplexer
causes 6 to be
added to the
result.
14
A simple example of subtraction
3) Algorithms for Subtraction
0111
+ 1101
0100
(+7)
(- 3)
(+4)
0011 is 3, the one’s complement is 1100.
Each of the computations adds 1 to the one’s
complement to produce the two’s complement
of the number.
1100 + 1 = 1101
The two’s complement of 3 is 1101
15
3) Algorithms for Subtraction
The second change has to do with
complements.
 The nine’s complement in BCD, generated
by subtracting the value to be complemented
from another value that has all 9S as its digits.
Adding one to this value produces the ten’s
complement, the negative of the original value.
e.g, the nine’s complement of 631 is
999 – 631 = 368.
368 + 1 = 369 is the ten’s complement
16
 The ten’s complement plays the
subtraction and negation for BCD numbers.
3) Algorithms for Subtraction
Hareware generates the nine’s complement of a single BCD digit.
17
Conclusion for addition and subtraction
Using a BCD adder and Nine’s complement
generation hardware to compute the addition
and the subtraction for signed-magnitude
binary numbers
The algorithm for adding and subtracting
as below:
PM’1: US XS, CU X + Y
PM1: CU X + Y’ + 1, OVERFLOW 0
PM’2: OVERFLOW C
18
The algorithm for adding and subtracting
CZ’PM2: US XS
CZPM2: US 0 C’PM2: US X’S, U U’ + 1
2: FINISH 1
19
Example of addition of BCD numbers
USU = XSX + YSY
XSX = +33 = 0 0011 0011
YSY = +25 = 0 0010 0101
PM’1: US 0, CU 0 0101 1000
PM’2: OVERFLOW 0
Result: USU = 0 0101 1000 = +58
20
Example of subtraction of BCD numbers
USU = XSX + YSY
XSX = +27 = 0 0010 0111
YSY = -13 = 1 0001 0011
PM1: CU 1 0001 0100, OVERFLOW 0
CZ’PM2: US 0
Result: USU = 0 0001 0100 = +14
21
4) Algorithms for Multiplication
1101 Multiplicand M
X 1011 Multiplier Q
1101
1101
0000
1101____
10001111 Product P
22
4) Algorithms for Multiplication
Multiplicand
Multiplier
Product
23
4) Algorithms for Multiplication
Required to use the BCD adder and nine’s
complement circuitry.
In BCD, each digit of the multiplicand may have
any value from 0 to 9; each iteration of the loop
may have to perform up to nine additions. We
must incorporate an inner loop in the algorithm
for these multiple additions.
In addition, use decimal shifts right
operation (dshr), which shift one BCD digit,
or four bits at a time.
24
The BCD multiplication algorithm
1: US XS+YS, VS XS+YS, U 0, i n, Cd 0
ZY0’2: CSU CdU + X, Yd0 Yd0 – 1, GOTO 2
ZY02: i i - 1
3: dshr (CdUV), dshr (Y)
Z’3: GOTO 2
ZT3: US 0, VS 0
Z3: FINISH 1
4) Algorithms for Multiplication
25
4) Algorithms for Multiplication
26
Division can be implemented using either a
restoring or a non-restoring algorithm. An
inner loop to perform multiple subtractions
must be incorporated into the algorithm.
5) Algorithms for Division
10
11 ) 1000
11_
10
27
5) Algorithms for Division
A logic circuit arrangement implements the
restoring-division technique
28
A restoring-division example
Initially 0 0 0 0 0 1 0 0 0
0 0 0 1 1
Shift 0 0 0 0 1 0 0 0
Subtract 1 1 1 0 1
Set q0 1 1 1 1 0
Restore 1 1
0 0 0 0 1 0 0 0 0
Shift 0 0 0 1 0 0 0 0
Subtract 1 1 1 0 1
Set q0 1 1 1 1 1
Restore 1 1
0 0 0 1 0 0 0 0 0
Shift 0 0 1 0 0 0 0 0
Subtract 1 1 1 0 1
Set q0 0 0 0 1 0 0 0 0 1
Shift 0 0 0 1 0 0 0 1
Subtract 1 1 1 0 1
Set q0 1 1 1 1 1
Restore 1 1
0 0 0 1 0 0 0 1 0
remainder
Quotient
First cycle
Second cycle
Third cycle
Fourth cycle
29
5) Algorithms for Division
The restoring-division algorithm:
S1: DO n times
Shift A and Q left one binary position.
Subtract M from A, placing the answer back in A.
If the sign of A is 1, set q0 to 0 and add M back
to A (restore A); otherwise, set q0 to 1.
30
5) Algorithms for Division
The non-restoring division algorithm:
S1: Do n times
If the sign of A is 0, shift A and Q left one
binary position and subtract M from A;
otherwise, shift A and Q left and add M to A.
S2: If the sign of A is 1, add M to A.
31
References:
Computer Systems Organization & Architecture, Addison Wesley
Longman, Inc., 2001
Introduction to Computer Organization 4th Edition. V.Carl
hamacher. 1998
http:// www.sfxavier.ac.uk/computing/bcd/bcd1.htm
http:// www.awl.com/carpinelli

More Related Content

What's hot

12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
JatinJatin30
 

What's hot (20)

Computer Organization And Architecture lab manual
Computer Organization And Architecture lab manualComputer Organization And Architecture lab manual
Computer Organization And Architecture lab manual
 
Bcd
BcdBcd
Bcd
 
Binary codes
Binary codesBinary codes
Binary codes
 
Computer architecture data representation
Computer architecture  data representationComputer architecture  data representation
Computer architecture data representation
 
Error Detection and Correction presentation
Error Detection and Correction presentation Error Detection and Correction presentation
Error Detection and Correction presentation
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
basic logic gates
 basic logic gates basic logic gates
basic logic gates
 
Binary codes
Binary codesBinary codes
Binary codes
 
Number system and codes
Number system and codesNumber system and codes
Number system and codes
 
Signed Binary Numbers
Signed Binary NumbersSigned Binary Numbers
Signed Binary Numbers
 
Encoder
EncoderEncoder
Encoder
 
Chapter 1 digital systems and binary numbers
Chapter 1 digital systems and binary numbersChapter 1 digital systems and binary numbers
Chapter 1 digital systems and binary numbers
 
Booths Multiplication Algorithm
Booths Multiplication AlgorithmBooths Multiplication Algorithm
Booths Multiplication Algorithm
 
Design half ,full Adder and Subtractor
Design half ,full Adder and SubtractorDesign half ,full Adder and Subtractor
Design half ,full Adder and Subtractor
 
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...12.Representation of signed binary numbers.  Binary codes - BCD code, Gray co...
12.Representation of signed binary numbers. Binary codes - BCD code, Gray co...
 
06 floating point
06 floating point06 floating point
06 floating point
 
Computer arithmetic
Computer arithmeticComputer arithmetic
Computer arithmetic
 
Binary number systems multiplication
Binary number systems multiplicationBinary number systems multiplication
Binary number systems multiplication
 
Karnaugh map
Karnaugh mapKarnaugh map
Karnaugh map
 
Encoder and decoder
Encoder and decoderEncoder and decoder
Encoder and decoder
 

Similar to Binary Coded Decimal.pptx

100_2_digitalSystem_Chap1 (2).ppt
100_2_digitalSystem_Chap1 (2).ppt100_2_digitalSystem_Chap1 (2).ppt
100_2_digitalSystem_Chap1 (2).ppt
namraashraf56
 
2.1 data represent on cpu
2.1 data represent on cpu2.1 data represent on cpu
2.1 data represent on cpu
Wan Afirah
 
Decimal arithematic operation
Decimal arithematic operationDecimal arithematic operation
Decimal arithematic operation
PadmapriyaG
 
ch3a-binary-numbers.ppt
ch3a-binary-numbers.pptch3a-binary-numbers.ppt
ch3a-binary-numbers.ppt
ssuser52a19e
 
Review on Number Systems: Decimal, Binary, and Hexadecimal
Review on Number Systems: Decimal, Binary, and HexadecimalReview on Number Systems: Decimal, Binary, and Hexadecimal
Review on Number Systems: Decimal, Binary, and Hexadecimal
UtkirjonUbaydullaev1
 

Similar to Binary Coded Decimal.pptx (20)

Comp Arithmetic Basic.ppt
Comp Arithmetic Basic.pptComp Arithmetic Basic.ppt
Comp Arithmetic Basic.ppt
 
POLITEKNIK MALAYSIA
POLITEKNIK MALAYSIAPOLITEKNIK MALAYSIA
POLITEKNIK MALAYSIA
 
100_2_digitalSystem_Chap1 (2).ppt
100_2_digitalSystem_Chap1 (2).ppt100_2_digitalSystem_Chap1 (2).ppt
100_2_digitalSystem_Chap1 (2).ppt
 
unit-i-number-systems.pdf
unit-i-number-systems.pdfunit-i-number-systems.pdf
unit-i-number-systems.pdf
 
Number system arithmetic
Number system arithmetic Number system arithmetic
Number system arithmetic
 
2.1 data represent on cpu
2.1 data represent on cpu2.1 data represent on cpu
2.1 data represent on cpu
 
Decimal arithematic operation
Decimal arithematic operationDecimal arithematic operation
Decimal arithematic operation
 
ch3a-binary-numbers.ppt
ch3a-binary-numbers.pptch3a-binary-numbers.ppt
ch3a-binary-numbers.ppt
 
Module 4
Module 4Module 4
Module 4
 
UNIT - I.pptx
UNIT - I.pptxUNIT - I.pptx
UNIT - I.pptx
 
UNIT - I.pptx
UNIT - I.pptxUNIT - I.pptx
UNIT - I.pptx
 
Number system
Number systemNumber system
Number system
 
Ch_10.pptx.pdf
Ch_10.pptx.pdfCh_10.pptx.pdf
Ch_10.pptx.pdf
 
digital systems and information
digital systems and informationdigital systems and information
digital systems and information
 
ch3a-binary-numbers.ppt
ch3a-binary-numbers.pptch3a-binary-numbers.ppt
ch3a-binary-numbers.ppt
 
ch3a-binary-numbers.ppt
ch3a-binary-numbers.pptch3a-binary-numbers.ppt
ch3a-binary-numbers.ppt
 
binary-numbers.ppt
binary-numbers.pptbinary-numbers.ppt
binary-numbers.ppt
 
Review on Number Systems: Decimal, Binary, and Hexadecimal
Review on Number Systems: Decimal, Binary, and HexadecimalReview on Number Systems: Decimal, Binary, and Hexadecimal
Review on Number Systems: Decimal, Binary, and Hexadecimal
 
ch3a-binary-numbers.ppt
ch3a-binary-numbers.pptch3a-binary-numbers.ppt
ch3a-binary-numbers.ppt
 
combinational-circuit (1).ppt
combinational-circuit (1).pptcombinational-circuit (1).ppt
combinational-circuit (1).ppt
 

Recently uploaded

Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
Neometrix_Engineering_Pvt_Ltd
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
MayuraD1
 

Recently uploaded (20)

Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptxOrlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
Orlando’s Arnold Palmer Hospital Layout Strategy-1.pptx
 
Integrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - NeometrixIntegrated Test Rig For HTFE-25 - Neometrix
Integrated Test Rig For HTFE-25 - Neometrix
 
AIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech studentsAIRCANVAS[1].pdf mini project for btech students
AIRCANVAS[1].pdf mini project for btech students
 
Ghuma $ Russian Call Girls Ahmedabad ₹7.5k Pick Up & Drop With Cash Payment 8...
Ghuma $ Russian Call Girls Ahmedabad ₹7.5k Pick Up & Drop With Cash Payment 8...Ghuma $ Russian Call Girls Ahmedabad ₹7.5k Pick Up & Drop With Cash Payment 8...
Ghuma $ Russian Call Girls Ahmedabad ₹7.5k Pick Up & Drop With Cash Payment 8...
 
Signal Processing and Linear System Analysis
Signal Processing and Linear System AnalysisSignal Processing and Linear System Analysis
Signal Processing and Linear System Analysis
 
Thermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - VThermal Engineering-R & A / C - unit - V
Thermal Engineering-R & A / C - unit - V
 
School management system project Report.pdf
School management system project Report.pdfSchool management system project Report.pdf
School management system project Report.pdf
 
Online food ordering system project report.pdf
Online food ordering system project report.pdfOnline food ordering system project report.pdf
Online food ordering system project report.pdf
 
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
Jaipur ❤CALL GIRL 0000000000❤CALL GIRLS IN Jaipur ESCORT SERVICE❤CALL GIRL IN...
 
Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)Theory of Time 2024 (Universal Theory for Everything)
Theory of Time 2024 (Universal Theory for Everything)
 
Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...Basic Electronics for diploma students as per technical education Kerala Syll...
Basic Electronics for diploma students as per technical education Kerala Syll...
 
Double Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torqueDouble Revolving field theory-how the rotor develops torque
Double Revolving field theory-how the rotor develops torque
 
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptxHOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
HOA1&2 - Module 3 - PREHISTORCI ARCHITECTURE OF KERALA.pptx
 
Ground Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth ReinforcementGround Improvement Technique: Earth Reinforcement
Ground Improvement Technique: Earth Reinforcement
 
Linux Systems Programming: Inter Process Communication (IPC) using Pipes
Linux Systems Programming: Inter Process Communication (IPC) using PipesLinux Systems Programming: Inter Process Communication (IPC) using Pipes
Linux Systems Programming: Inter Process Communication (IPC) using Pipes
 
DeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakesDeepFakes presentation : brief idea of DeepFakes
DeepFakes presentation : brief idea of DeepFakes
 
Computer Networks Basics of Network Devices
Computer Networks  Basics of Network DevicesComputer Networks  Basics of Network Devices
Computer Networks Basics of Network Devices
 
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
COST-EFFETIVE  and Energy Efficient BUILDINGS ptxCOST-EFFETIVE  and Energy Efficient BUILDINGS ptx
COST-EFFETIVE and Energy Efficient BUILDINGS ptx
 
Online electricity billing project report..pdf
Online electricity billing project report..pdfOnline electricity billing project report..pdf
Online electricity billing project report..pdf
 
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
Unit 4_Part 1 CSE2001 Exception Handling and Function Template and Class Temp...
 

Binary Coded Decimal.pptx

  • 2. 2 Binary Coded Decimal Introduction: Although binary data is the most efficient storage scheme; every bit pattern represents a unique, valid value. However, some applications may not be desirable to work with binary data. For instance, the internal components of digital clocks keep track of the time in binary. The binary value must be converted to decimal before it can be displayed.
  • 3. 3 Binary Coded Decimal Because a digital clock is preferable to store the value as a series of decimal digits, where each digit is separately represented as its binary equivalent, the most common format used to represent decimal data is called binary coded decimal, or BCD.
  • 4. 4 1. The BCD format 2. Algorithms for addition 3. Algorithms for subtraction 4. Algorithms for multiplication 5. Algorithms for division Explanation of Binary Coded Decimal (BCD):
  • 5. 5 1) BCD Numeric Format Every four bits represent one decimal digit.  Use decimal values from 0 to 9
  • 6. 6  4-bit values above 9 are not used in BCD. 1) BCD Numeric Format The unused 4-bit values are: BCD Decimal 1010 10 1011 11 1100 12 1101 13 1110 14 1111 15
  • 7. 7 1) BCD Numeric Format Multi-digit decimal numbers are stored as multiple groups of 4 bits per digit.
  • 8. 8 1) BCD Numeric Format BCD is a signed notation  positive or negative. For example, +27 as 0(sign) 0010 0111. -27 as 1(sign) 0010 0111.  BCD does not store negative numbers in two’s complement.
  • 9. 9 1) BCD Numeric Format Values represented b3b2b1b0 Sign and magnitude 1’s complement 2’s complement 0111 +7 +7 +7 0110 +6 +6 +6 0101 +5 +5 +5 0100 +4 +4 +4 0011 +3 +3 +3 0010 +2 +2 +2 0001 +1 +1 +1 0000 +0 +0 +0 1000 -0 -7 -8 1001 -1 -6 -7 1010 -2 -5 -6 1011 -3 -4 -5 1100 -4 -3 -4 1101 -5 -2 -3 1110 -6 -1 -2 1111 -7 -0 -1
  • 10. 10 2) Algorithms for Addition  1100 is not used in BCD.
  • 11. 11 2) Algorithms for Addition Two errors will occurs in a standard binary adder. 1) The result is not a valid BCD digit. 2) A valid BCD digit, but not the correct result. Solution: You need to add 6 to the result generated by a binary adder.
  • 12. 12 2) Algorithms for Addition A simple example of addition in BCD. 0101 + 1001 1110 + 0110 1 0100 5 + 9 Incorrect BCD digit Add 6 Correct answer 1 4
  • 13. 13 2) Algorithms for Addition A BCD adder 1001 0101 0001 = 1 0100 = 4 If the result, S3 S2 S1 S0, is not a valid BCD digit, the multiplexer causes 6 to be added to the result.
  • 14. 14 A simple example of subtraction 3) Algorithms for Subtraction 0111 + 1101 0100 (+7) (- 3) (+4) 0011 is 3, the one’s complement is 1100. Each of the computations adds 1 to the one’s complement to produce the two’s complement of the number. 1100 + 1 = 1101 The two’s complement of 3 is 1101
  • 15. 15 3) Algorithms for Subtraction The second change has to do with complements.  The nine’s complement in BCD, generated by subtracting the value to be complemented from another value that has all 9S as its digits. Adding one to this value produces the ten’s complement, the negative of the original value. e.g, the nine’s complement of 631 is 999 – 631 = 368. 368 + 1 = 369 is the ten’s complement
  • 16. 16  The ten’s complement plays the subtraction and negation for BCD numbers. 3) Algorithms for Subtraction Hareware generates the nine’s complement of a single BCD digit.
  • 17. 17 Conclusion for addition and subtraction Using a BCD adder and Nine’s complement generation hardware to compute the addition and the subtraction for signed-magnitude binary numbers The algorithm for adding and subtracting as below: PM’1: US XS, CU X + Y PM1: CU X + Y’ + 1, OVERFLOW 0 PM’2: OVERFLOW C
  • 18. 18 The algorithm for adding and subtracting CZ’PM2: US XS CZPM2: US 0 C’PM2: US X’S, U U’ + 1 2: FINISH 1
  • 19. 19 Example of addition of BCD numbers USU = XSX + YSY XSX = +33 = 0 0011 0011 YSY = +25 = 0 0010 0101 PM’1: US 0, CU 0 0101 1000 PM’2: OVERFLOW 0 Result: USU = 0 0101 1000 = +58
  • 20. 20 Example of subtraction of BCD numbers USU = XSX + YSY XSX = +27 = 0 0010 0111 YSY = -13 = 1 0001 0011 PM1: CU 1 0001 0100, OVERFLOW 0 CZ’PM2: US 0 Result: USU = 0 0001 0100 = +14
  • 21. 21 4) Algorithms for Multiplication 1101 Multiplicand M X 1011 Multiplier Q 1101 1101 0000 1101____ 10001111 Product P
  • 22. 22 4) Algorithms for Multiplication Multiplicand Multiplier Product
  • 23. 23 4) Algorithms for Multiplication Required to use the BCD adder and nine’s complement circuitry. In BCD, each digit of the multiplicand may have any value from 0 to 9; each iteration of the loop may have to perform up to nine additions. We must incorporate an inner loop in the algorithm for these multiple additions. In addition, use decimal shifts right operation (dshr), which shift one BCD digit, or four bits at a time.
  • 24. 24 The BCD multiplication algorithm 1: US XS+YS, VS XS+YS, U 0, i n, Cd 0 ZY0’2: CSU CdU + X, Yd0 Yd0 – 1, GOTO 2 ZY02: i i - 1 3: dshr (CdUV), dshr (Y) Z’3: GOTO 2 ZT3: US 0, VS 0 Z3: FINISH 1 4) Algorithms for Multiplication
  • 25. 25 4) Algorithms for Multiplication
  • 26. 26 Division can be implemented using either a restoring or a non-restoring algorithm. An inner loop to perform multiple subtractions must be incorporated into the algorithm. 5) Algorithms for Division 10 11 ) 1000 11_ 10
  • 27. 27 5) Algorithms for Division A logic circuit arrangement implements the restoring-division technique
  • 28. 28 A restoring-division example Initially 0 0 0 0 0 1 0 0 0 0 0 0 1 1 Shift 0 0 0 0 1 0 0 0 Subtract 1 1 1 0 1 Set q0 1 1 1 1 0 Restore 1 1 0 0 0 0 1 0 0 0 0 Shift 0 0 0 1 0 0 0 0 Subtract 1 1 1 0 1 Set q0 1 1 1 1 1 Restore 1 1 0 0 0 1 0 0 0 0 0 Shift 0 0 1 0 0 0 0 0 Subtract 1 1 1 0 1 Set q0 0 0 0 1 0 0 0 0 1 Shift 0 0 0 1 0 0 0 1 Subtract 1 1 1 0 1 Set q0 1 1 1 1 1 Restore 1 1 0 0 0 1 0 0 0 1 0 remainder Quotient First cycle Second cycle Third cycle Fourth cycle
  • 29. 29 5) Algorithms for Division The restoring-division algorithm: S1: DO n times Shift A and Q left one binary position. Subtract M from A, placing the answer back in A. If the sign of A is 1, set q0 to 0 and add M back to A (restore A); otherwise, set q0 to 1.
  • 30. 30 5) Algorithms for Division The non-restoring division algorithm: S1: Do n times If the sign of A is 0, shift A and Q left one binary position and subtract M from A; otherwise, shift A and Q left and add M to A. S2: If the sign of A is 1, add M to A.
  • 31. 31 References: Computer Systems Organization & Architecture, Addison Wesley Longman, Inc., 2001 Introduction to Computer Organization 4th Edition. V.Carl hamacher. 1998 http:// www.sfxavier.ac.uk/computing/bcd/bcd1.htm http:// www.awl.com/carpinelli