International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This Wednesday Wisdom deck goes deep into Memory Management in Go. Discover how Go's automatic memory allocation, stack, heap, and garbage collection work together. Learn strategies to optimize memory usage, reduce garbage, and restructure structs for efficiency along with Go's unique memory model, emphasizing stack allocation for performance.
Wednesday is a leading Product Engineering Agency. We have worked with over 50 Global Brands.
Due to our product thinking expertise, Wednesday has been the agency of choice for fast-growing startups. Over 10% of India's Unicorns are our customers.
We are known for our expertise in:
1. Data Engineering: Using DataOps principles, we build data pipelines that are cost-effective and performant and allow you to make strategic decisions.
2. Applied AI: We use large language models and your proprietary data to build data-centric intelligent apps for your customers.
3. App Development & Modernization: We use our expertise in strategy, product development & design to build web, mobile, TV & IoT Apps.
We offer our expertise via the following services:
- Launch: Idea from napkin sketch to product market fit.
- Amplify: Engineering & design for companies with product market fit.
- Control: Fast-paced, tight-deadline projects suited for enterprises.
- Catalyse: Staff Augmentation
If you want to explore an opportunity to work with Wednesday, send your resume to careers@wednesday.is.
Abhaycavirtual memory and the pagehit.pptxwemoji5816
in this ppt we are learning about the concept of the virtual memory incomputer science with the help of which we run large program in less primary memory
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
International Journal of Engineering Research and Applications (IJERA) is an open access online peer reviewed international journal that publishes research and review articles in the fields of Computer Science, Neural Networks, Electrical Engineering, Software Engineering, Information Technology, Mechanical Engineering, Chemical Engineering, Plastic Engineering, Food Technology, Textile Engineering, Nano Technology & science, Power Electronics, Electronics & Communication Engineering, Computational mathematics, Image processing, Civil Engineering, Structural Engineering, Environmental Engineering, VLSI Testing & Low Power VLSI Design etc.
This Wednesday Wisdom deck goes deep into Memory Management in Go. Discover how Go's automatic memory allocation, stack, heap, and garbage collection work together. Learn strategies to optimize memory usage, reduce garbage, and restructure structs for efficiency along with Go's unique memory model, emphasizing stack allocation for performance.
Wednesday is a leading Product Engineering Agency. We have worked with over 50 Global Brands.
Due to our product thinking expertise, Wednesday has been the agency of choice for fast-growing startups. Over 10% of India's Unicorns are our customers.
We are known for our expertise in:
1. Data Engineering: Using DataOps principles, we build data pipelines that are cost-effective and performant and allow you to make strategic decisions.
2. Applied AI: We use large language models and your proprietary data to build data-centric intelligent apps for your customers.
3. App Development & Modernization: We use our expertise in strategy, product development & design to build web, mobile, TV & IoT Apps.
We offer our expertise via the following services:
- Launch: Idea from napkin sketch to product market fit.
- Amplify: Engineering & design for companies with product market fit.
- Control: Fast-paced, tight-deadline projects suited for enterprises.
- Catalyse: Staff Augmentation
If you want to explore an opportunity to work with Wednesday, send your resume to careers@wednesday.is.
Abhaycavirtual memory and the pagehit.pptxwemoji5816
in this ppt we are learning about the concept of the virtual memory incomputer science with the help of which we run large program in less primary memory
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
A survey of data recovery on flash memory IJECEIAES
In recent years, flash memory has become more widely used due to its advantages, such as fast data access, low power consumption, and high mobility. However, flash memory also has drawbacks that need to be overcome, such as erase-before-write, and the limitations of block deletion. In order to address this issue, the FTL (Flash Translation Layer) has been proposed with useful functionalities like address mapping, garbage collection, and wear-leveling. During the process of using, the data may be lost on power failure in the storage systems. In some systems, the data is very important. Thus recovery of data in the event of the system crash or a sudden power outage is of prime importance. This problem has attracted attention from researchers and many studies have been done. In this paper, we investigate previous studies on data recovery for flash memory from FTL processing solutions to PLR (Power Loss Recovery) solutions that have been proposed by authors in the conference proceeding, patents, or professional journals. This will provide a discussion of the proposed solutions to the data recovery in flash memory as well as an overview.
How to test the interaction between ISB and MSB programMay Lau
Renice, a professional SSD solution provider, will show their idea of "How to test the interaction between ISB and MSB program", which help more people know further abour Nand flash.
Renice Nand Flash Analyzer NFA100 introductionMay Lau
Renice NFA100 is an extremely powerful and flexible NAND Flash testing platform, clients can use it to test the parameter of Nand flash, to sort the best quality Nand...
More Related Content
Similar to A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
IJRET : International Journal of Research in Engineering and Technology is an international peer reviewed, online journal published by eSAT Publishing House for the enhancement of research in various disciplines of Engineering and Technology. The aim and scope of the journal is to provide an academic medium and an important reference for the advancement and dissemination of research results that support high-level learning, teaching and research in the fields of Engineering and Technology. We bring together Scientists, Academician, Field Engineers, Scholars and Students of related fields of Engineering and Technology.
A survey of data recovery on flash memory IJECEIAES
In recent years, flash memory has become more widely used due to its advantages, such as fast data access, low power consumption, and high mobility. However, flash memory also has drawbacks that need to be overcome, such as erase-before-write, and the limitations of block deletion. In order to address this issue, the FTL (Flash Translation Layer) has been proposed with useful functionalities like address mapping, garbage collection, and wear-leveling. During the process of using, the data may be lost on power failure in the storage systems. In some systems, the data is very important. Thus recovery of data in the event of the system crash or a sudden power outage is of prime importance. This problem has attracted attention from researchers and many studies have been done. In this paper, we investigate previous studies on data recovery for flash memory from FTL processing solutions to PLR (Power Loss Recovery) solutions that have been proposed by authors in the conference proceeding, patents, or professional journals. This will provide a discussion of the proposed solutions to the data recovery in flash memory as well as an overview.
How to test the interaction between ISB and MSB programMay Lau
Renice, a professional SSD solution provider, will show their idea of "How to test the interaction between ISB and MSB program", which help more people know further abour Nand flash.
Renice Nand Flash Analyzer NFA100 introductionMay Lau
Renice NFA100 is an extremely powerful and flexible NAND Flash testing platform, clients can use it to test the parameter of Nand flash, to sort the best quality Nand...
Renice SSD Storage Device for Public Transportation Passenger Information SystemMay Lau
Based on the experience in SSD storage device application, Renice will share their storage device solution for Public Transportation Passenger Information System.
LF Energy Webinar: Electrical Grid Modelling and Simulation Through PowSyBl -...DanBrown980551
Do you want to learn how to model and simulate an electrical network from scratch in under an hour?
Then welcome to this PowSyBl workshop, hosted by Rte, the French Transmission System Operator (TSO)!
During the webinar, you will discover the PowSyBl ecosystem as well as handle and study an electrical network through an interactive Python notebook.
PowSyBl is an open source project hosted by LF Energy, which offers a comprehensive set of features for electrical grid modelling and simulation. Among other advanced features, PowSyBl provides:
- A fully editable and extendable library for grid component modelling;
- Visualization tools to display your network;
- Grid simulation tools, such as power flows, security analyses (with or without remedial actions) and sensitivity analyses;
The framework is mostly written in Java, with a Python binding so that Python developers can access PowSyBl functionalities as well.
What you will learn during the webinar:
- For beginners: discover PowSyBl's functionalities through a quick general presentation and the notebook, without needing any expert coding skills;
- For advanced developers: master the skills to efficiently apply PowSyBl functionalities to your real-world scenarios.
Accelerate your Kubernetes clusters with Varnish CachingThijs Feryn
A presentation about the usage and availability of Varnish on Kubernetes. This talk explores the capabilities of Varnish caching and shows how to use the Varnish Helm chart to deploy it to Kubernetes.
This presentation was delivered at K8SUG Singapore. See https://feryn.eu/presentations/accelerate-your-kubernetes-clusters-with-varnish-caching-k8sug-singapore-28-2024 for more details.
JMeter webinar - integration with InfluxDB and GrafanaRTTS
Watch this recorded webinar about real-time monitoring of application performance. See how to integrate Apache JMeter, the open-source leader in performance testing, with InfluxDB, the open-source time-series database, and Grafana, the open-source analytics and visualization application.
In this webinar, we will review the benefits of leveraging InfluxDB and Grafana when executing load tests and demonstrate how these tools are used to visualize performance metrics.
Length: 30 minutes
Session Overview
-------------------------------------------
During this webinar, we will cover the following topics while demonstrating the integrations of JMeter, InfluxDB and Grafana:
- What out-of-the-box solutions are available for real-time monitoring JMeter tests?
- What are the benefits of integrating InfluxDB and Grafana into the load testing stack?
- Which features are provided by Grafana?
- Demonstration of InfluxDB and Grafana using a practice web application
To view the webinar recording, go to:
https://www.rttsweb.com/jmeter-integration-webinar
GraphRAG is All You need? LLM & Knowledge GraphGuy Korland
Guy Korland, CEO and Co-founder of FalkorDB, will review two articles on the integration of language models with knowledge graphs.
1. Unifying Large Language Models and Knowledge Graphs: A Roadmap.
https://arxiv.org/abs/2306.08302
2. Microsoft Research's GraphRAG paper and a review paper on various uses of knowledge graphs:
https://www.microsoft.com/en-us/research/blog/graphrag-unlocking-llm-discovery-on-narrative-private-data/
"Impact of front-end architecture on development cost", Viktor TurskyiFwdays
I have heard many times that architecture is not important for the front-end. Also, many times I have seen how developers implement features on the front-end just following the standard rules for a framework and think that this is enough to successfully launch the project, and then the project fails. How to prevent this and what approach to choose? I have launched dozens of complex projects and during the talk we will analyze which approaches have worked for me and which have not.
UiPath Test Automation using UiPath Test Suite series, part 3DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 3. In this session, we will cover desktop automation along with UI automation.
Topics covered:
UI automation Introduction,
UI automation Sample
Desktop automation flow
Pradeep Chinnala, Senior Consultant Automation Developer @WonderBotz and UiPath MVP
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Slack (or Teams) Automation for Bonterra Impact Management (fka Social Soluti...Jeffrey Haguewood
Sidekick Solutions uses Bonterra Impact Management (fka Social Solutions Apricot) and automation solutions to integrate data for business workflows.
We believe integration and automation are essential to user experience and the promise of efficient work through technology. Automation is the critical ingredient to realizing that full vision. We develop integration products and services for Bonterra Case Management software to support the deployment of automations for a variety of use cases.
This video focuses on the notifications, alerts, and approval requests using Slack for Bonterra Impact Management. The solutions covered in this webinar can also be deployed for Microsoft Teams.
Interested in deploying notification automations for Bonterra Impact Management? Contact us at sales@sidekicksolutionsllc.com to discuss next steps.
Search and Society: Reimagining Information Access for Radical FuturesBhaskar Mitra
The field of Information retrieval (IR) is currently undergoing a transformative shift, at least partly due to the emerging applications of generative AI to information access. In this talk, we will deliberate on the sociotechnical implications of generative AI for information access. We will argue that there is both a critical necessity and an exciting opportunity for the IR community to re-center our research agendas on societal needs while dismantling the artificial separation between the work on fairness, accountability, transparency, and ethics in IR and the rest of IR research. Instead of adopting a reactionary strategy of trying to mitigate potential social harms from emerging technologies, the community should aim to proactively set the research agenda for the kinds of systems we should build inspired by diverse explicitly stated sociotechnical imaginaries. The sociotechnical imaginaries that underpin the design and development of information access technologies needs to be explicitly articulated, and we need to develop theories of change in context of these diverse perspectives. Our guiding future imaginaries must be informed by other academic fields, such as democratic theory and critical theory, and should be co-developed with social science scholars, legal scholars, civil rights and social justice activists, and artists, among others.
Software Delivery At the Speed of AI: Inflectra Invests In AI-Powered QualityInflectra
In this insightful webinar, Inflectra explores how artificial intelligence (AI) is transforming software development and testing. Discover how AI-powered tools are revolutionizing every stage of the software development lifecycle (SDLC), from design and prototyping to testing, deployment, and monitoring.
Learn about:
• The Future of Testing: How AI is shifting testing towards verification, analysis, and higher-level skills, while reducing repetitive tasks.
• Test Automation: How AI-powered test case generation, optimization, and self-healing tests are making testing more efficient and effective.
• Visual Testing: Explore the emerging capabilities of AI in visual testing and how it's set to revolutionize UI verification.
• Inflectra's AI Solutions: See demonstrations of Inflectra's cutting-edge AI tools like the ChatGPT plugin and Azure Open AI platform, designed to streamline your testing process.
Whether you're a developer, tester, or QA professional, this webinar will give you valuable insights into how AI is shaping the future of software delivery.
UiPath Test Automation using UiPath Test Suite series, part 4DianaGray10
Welcome to UiPath Test Automation using UiPath Test Suite series part 4. In this session, we will cover Test Manager overview along with SAP heatmap.
The UiPath Test Manager overview with SAP heatmap webinar offers a concise yet comprehensive exploration of the role of a Test Manager within SAP environments, coupled with the utilization of heatmaps for effective testing strategies.
Participants will gain insights into the responsibilities, challenges, and best practices associated with test management in SAP projects. Additionally, the webinar delves into the significance of heatmaps as a visual aid for identifying testing priorities, areas of risk, and resource allocation within SAP landscapes. Through this session, attendees can expect to enhance their understanding of test management principles while learning practical approaches to optimize testing processes in SAP environments using heatmap visualization techniques
What will you get from this session?
1. Insights into SAP testing best practices
2. Heatmap utilization for testing
3. Optimization of testing processes
4. Demo
Topics covered:
Execution from the test manager
Orchestrator execution result
Defect reporting
SAP heatmap example with demo
Speaker:
Deepak Rai, Automation Practice Lead, Boundaryless Group and UiPath MVP
Dev Dives: Train smarter, not harder – active learning and UiPath LLMs for do...UiPathCommunity
💥 Speed, accuracy, and scaling – discover the superpowers of GenAI in action with UiPath Document Understanding and Communications Mining™:
See how to accelerate model training and optimize model performance with active learning
Learn about the latest enhancements to out-of-the-box document processing – with little to no training required
Get an exclusive demo of the new family of UiPath LLMs – GenAI models specialized for processing different types of documents and messages
This is a hands-on session specifically designed for automation developers and AI enthusiasts seeking to enhance their knowledge in leveraging the latest intelligent document processing capabilities offered by UiPath.
Speakers:
👨🏫 Andras Palfi, Senior Product Manager, UiPath
👩🏫 Lenka Dulovicova, Product Program Manager, UiPath
Kubernetes & AI - Beauty and the Beast !?! @KCD Istanbul 2024Tobias Schneck
As AI technology is pushing into IT I was wondering myself, as an “infrastructure container kubernetes guy”, how get this fancy AI technology get managed from an infrastructure operational view? Is it possible to apply our lovely cloud native principals as well? What benefit’s both technologies could bring to each other?
Let me take this questions and provide you a short journey through existing deployment models and use cases for AI software. On practical examples, we discuss what cloud/on-premise strategy we may need for applying it to our own infrastructure to get it to work from an enterprise perspective. I want to give an overview about infrastructure requirements and technologies, what could be beneficial or limiting your AI use cases in an enterprise environment. An interactive Demo will give you some insides, what approaches I got already working for real.
PHP Frameworks: I want to break free (IPC Berlin 2024)Ralf Eggert
In this presentation, we examine the challenges and limitations of relying too heavily on PHP frameworks in web development. We discuss the history of PHP and its frameworks to understand how this dependence has evolved. The focus will be on providing concrete tips and strategies to reduce reliance on these frameworks, based on real-world examples and practical considerations. The goal is to equip developers with the skills and knowledge to create more flexible and future-proof web applications. We'll explore the importance of maintaining autonomy in a rapidly changing tech landscape and how to make informed decisions in PHP development.
This talk is aimed at encouraging a more independent approach to using PHP frameworks, moving towards a more flexible and future-proof approach to PHP development.
PHP Frameworks: I want to break free (IPC Berlin 2024)
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
1. 1
A kind of algorithm that extend life expectancy by 3 folds :
Renice Non-Balance Wear Leveling Algorithm
The first portion of this article introduces the background of wear leveling and some commonly used
algorithm while the second portion covers a kind of wear leveling that can prolong life by three folds :
Non-balance Algorithm. Experts may skip directly to the later portion.
In order to prolong the life cycle of NAND flash by avoiding some blocks being frequently erased and
becoming bad blocks rapidly while the existence of other less erased blocks will cause an unbalance
Program/Erase situation that shorten the overall SSD product life as a drawback. There are various
algorithm towards wear leveling and garbage collection raised by NAND flash practitioner as strategy to
avoid these potential problems.
Background of Wear Leveling Algorithm
The wear leveling algorithm is based on the basic characteristics of flash memory :
1. Do not support local update (outplace-update that is data in original location cannot be overwrite or
change directly, this data will need to be relocated to a new available page while the original location
labeled as an invalid page and being erased before this original location can be written again);
2. Take the basic unit of page for write and block for erase. To erase block, the valid data of selected page
will need to be relocated. When large number of block are chosen for erase, the data relocation of pages
in the block for subsequent reuse will determine the erase counts of the different related blocks;
3. Each block has a limited number of times for erase where frequently erased block will soon become a
"bad block". Therefore, the balance on times of erase for each block can allow a longer life of the flash
memory.
FTL usually view page as three different types: valid page, invalid page and free page, if there is a
matching physical page to a logical address, the corresponding page data is valid or known as a valid
page. Conversely, it will be an invalid page and become a free page after garbage collection operation
where the invalid page being erased. From this point, data can be written to the free page.
For example, when logical address A (assume corresponding physical address 1) data needs to be
revised, it is not possible to modify address A data directly but to read this data to cache for modification
and write the modified data to new physical address 6 with mapping to logical address A. TRIM will then
mark physical address 1 to be invalid. When free pages get lesser, garbage collection will be activated to
erase invalid pages for free pages. At this point, questions arising as :
As the basic unit for erase is block, the valid pages in block to be erased need to be relocated first before
the block erase. So should block erase be done on block with least valid pages or significantly more valid
2. 2
pages but less erase counts? Should erase counts of the valid block with cold data be considered? Or is
there other condition to select some block for erase? Since garbage collection is directly linked to block
erase count, the approach for a balance block erase instead of regular erase of hot data blocks or rare
erase of other blocks contributed the background for wear leveling algorithm.
Garbage Collection Strategy
Wear leveling refers to implementation of garbage collection process as the target block selection,
regulation or mechanism to ensure the erase counts of each block being balance.
A simple strategy can shorten the execution time of block recovery but result in uneven wear of each
block while a complex strategy may balance in calculation but lower system efficiency. As such, a good
recovery implementation will need a good balance between system efficiency and count of wear.
For the various garbage collection strategies, there are basic Greedy algorithm (select block with least
valid page to recover) to the gradual revolutionized Cost-Benefit algorithm (consider block erase
frequency with reference of cold and hot data), the formula as follows:
Then the CAT recovery algorithm, based on the Cost-Benefit that consider the number of block erase
factors, the need for block recovery and the choice of smallest value block to recover. The formula as
follows:
And CICL algorithm is the most optimized, needing recovery block effective page number and block
erase counts as the two factors average to decide. 1 to decide the factors weights, 0 if the average
number of block erase are the same whereby valid page number of recovery block can be considered.
Otherwise, you will need to consider these two factors. The formula as follows:
Based on the basic idea of above garbage collection strategy, various Controller manufacturers have
3. 3
evolved a variety of different garbage collection algorithms, as well as hot and cold data analysis method.
Passive and Active Recovery Strategy
Garbage collection has two important issues to consider: the timing of the recovery of the invalid block
and the number of each recovery. Therefore, it is also related to two kinds of recovery strategies: passive
recovery strategy and active recovery strategy.
Passive recovery strategy is when there is a write request, the system judges according to the present
conditions whether to perform garbage collection. For this strategy, the system will usually refer a critical
value set on available space and start garbage collection when the available space is less than the
critical value. The amount of space to recover each time can be defined by the firmware engineer.
The disadvantage of this strategy is: during implementation of garbage collection, write requests will be
delayed such that the higher number of blocks to recover, the longer the delay time and the write
performance could fall rapidly. For ordinary end-users, they may even feel some system stoppage or
down in operation. For user engaged in data logging, there will be high chance of data lost when garbage
collection is being performed.
Below is the performance of passive garbage recovery mechanism:
Active recovery strategy is to use the system idle time to perform garbage collection using firmware
setting as periodical task and regular check on remaining available blocks if there is a need to carry out
garbage collection. Active recovery strategy is equivalent to the use of idle time in advance for garbage
collection, to avoid compromise on performance as that from the passive strategy.
4. 4
The sole reliance on system idle time to perform active garbage collection can lead to drawbacks as well
assuming that there has been no systems idle time and garbage collection cannot be executed effectively.
For example: urban road video surveillance where flash memory will be written constantly. It is under this
kind of situation that both garbage collection strategies are essentially the same.
(the following content involves commercial secret and only general introduction, please do not consult
any specific method for realization) Renice adopted active recovery strategy for optimization: PR-latency
techniques. Meanwhile according to different application scenarios couple with automatically adjustable
OP space, SSD can maintain the same performance even at 100% write/read loading. Using IOMeter
and setting 2MB pattern under 100% write mode for continuous test, a straight line performance curve
can still be observed.
Static and Dynamic Wear Leveling
Dynamic wear leveling is when a page of data needs to be changed, new data being written to lesser
erased physical page. At the same time, the original page is marked as invalid page. The disadvantage of
dynamic wear leveling being if recent written data needs updating shortly, corresponding block will be
marked as invalid page. With such kind of frequent data renewal, it will give cold data blocks little chance
for erase and overall likely to impact life expectancy of the flash memory. Dynamic wear leveling has
been used commonly in early generation SSD controller although current ones utilize both dynamic and
static combination.
Static wear leveling is considering for blocks (cold data) with low chance of data update. For example:
blocks with system or some read-only data where such cold data block is updated less frequently as
those with hot data. Static wear leveling algorithm will include these cold data blocks for wear balancing
and hereby increase overall life expectancy of the flash memory.
5. 5
There are many static wear leveling algorithm and none can claim as a perfect one. They basically
evolved from generations and dependent on different application demands that may lead to a different
choice of algorithm.
A kind of algorithm that extend life expectancy by 3 folds : Renice
Non-Balance Wear Leveling Algorithm
Current garbage collection algorithms surround on even distribution of block erase for design and they
assume wear threshold of the blocks are identical basically. In fact, the wear value of each page and
block are different. When every block of a flash memory has been erased evenly, some will become bad
block first inevitably while others can last longer. This is dictated by the wafer design technology and
current process cannot ensure each block to be identical. Furthermore, there bound to have imperfection
in wafer and they are randomly distributed beyond control.
Below new NAND flash (model: JS29F16B08CCME2, Intel 16GB MLC) after 10 times Program/Erase.
The results showed that each block’s erase time is different whereby different operating time implies the
original state of each block is different. One block with shorter operating time should be in better health
condition in theory than another having longer time.
If the wear resistance of each block is not balanced and artificial algorithm assume block erase as
identical, this will not extend life expectancy of the flash memory but instead obstruct their optimal life
usage.
Renice Non-Balance algorithm idea as: An able man is always busy. Against the assumption of "each
block have identical life" as basis of the balancing algorithm, each page and block is evaluated for their
degree of wear resistance during operation. The higher wear resistance blocks are erased more times
while the lower ones get protected instead. Only when every block is not a bad block, this will significantly
reduce the possible block erase count. For example: 1TB of data to be written on 100 blocks and 1000
blocks. Assuming the 100 blocks need to be erased 10 times, then the 1000 blocks will only be erased 1
time.
6. 6
Another key of Non-Balance algorithm is when the block UBER (Uncorrectable Bit Error Rate) reaches a
certain threshold, MLC mode should be switched automatically to SLC mode.
The critical technical challenge of Non-Balance algorithm is to judge the true wear resistance of flash
memory (example 3000 P/E cycle for page1, 5000 P/E cycle for Page3).
There are many methods to test the page real wear resistance through some key indicator or several in
combination for judgment. It can also be done under high or low temperature conditions for accelerated
test with key performance indicators of a certain type of NAND flash set in advance. The idea for specific
practice as follows:
Through destructive test mode on a certain type of NAND flash, proceed thorough P/E test for the NAND
flash to record their RBER (raw bit error rate), UBER and operation time. From these accurate data
consolidated, a mathematical model can be established among them in order to define different bit error
rates (RBER and raw bit error under low intensity ECC), operation time corresponding to page real wear
resistance and high temperature accelerated test to refine this mathematical model.
Although the practical operational view may highly increase the complexity (testing is a very time
consuming process and the need for constant refining of the mathematical model to enhance its
accuracy), the actual effect will be far better than practice that do not consider the actual page wear
resistance. Technical progress starts very often from details and patience.
SSD is the best practitioner of cask theory whereby SSD overall life expectancy relies on that weakest
piece of flash. Therefore, the screening for consistent wear resistance flash will decide how long the SSD
can last. Otherwise, no matter how good is the algorithm, it will eventually be defeated by the weakest
piece of the flash.