SlideShare a Scribd company logo
Is the P/E cycle of MLC really only 3,000 times as its datasheet said?
Firstly, let’s see the conclusion that Renice draw based on the test from Nand Flash test platform
NFA100.
1, the P/E cycle of some Block up to 20,000 times in real test, though it said only 3,000 times in
datasheet.
2, Each block is an independent individual, and the initial condition of each block is not exactly
the same, even though they are the same process in the same production line.
3, No matter it’s original Nand Flash or non-original, they have the necessity of testing, the Nand
Flash can be sorted and classified into different levels.
4, Though it is the same Nand Flash chip, the health condition of each Block is not the same
5, The real lifetime (P/E cycle) of Nand Flash may be far greater than its datasheet, only when test,
it can play the greater value.
6, Deep understanding of the life performance of Nand Flash in different P/E stages can help
better plan ECC.
7, For those who want to convert MLC mode to SLC at a certain stage, when to start conversion is
crucial, its RBER corresponding to P/E is the most important reference.
Here is the correlation of P/E and RBER,
Enlarger
The test took 108h and 45 minutes.
Renice test process:
Test 16 Blocks, make each Block initialize pseudo-random
variable. Each Block and each Page use different
pseudo-random number
Erase Block (Block 3, 1051, 2091, 3103, 2, 6, 1050, 4055, 1049,
1053, 2089, 2093…)
Program Block, initialize pattern by Step1
Initializing seed +1
Erase Block (Block 3, 1051, 2091, 3103, 2, 6, 1050, 4055, 1049,
1053, 2089, 2093…totally 16 Blocks)
Program Block, initialize pattern by Step1
Record Error Bit every 20 P/E times
Pseudo-random seed +1
1,000 rounds, totally 20*1000=20,000 times
Totally20P/Etimes
Repeat
19 times
1st
time
1, The selected Block has a discrete distribution and adjacent distribution (2, 3, 1050, 1051)
2, Each Block and the Page of the Block are Pseudo-random number.
3, The next P/E will automatically +1 to the last pseudo-random number to ensure that the
pseudo-random number written this time is completely different from the last time.
4, Record the number of bit Errors every 20 P/E times.
5, The interval between Erase and Program is 0
6, 22,960 times of P/E corresponding bit Errors (20*1148=22960) data record took 108 hours
and 45 minutes.
7, Renice use Intel MLC Nand Flash (3,000 P/E cycles) for testing.
8, Worksheets are named in decimal, e.g., Block3130 represents Block 3103 (0C1F)

More Related Content

Similar to Is the P/E cycle of MLC really only 3,000 times as its datasheet said

Spectral Analysis of Sample Rate Converter
Spectral Analysis of Sample Rate ConverterSpectral Analysis of Sample Rate Converter
Spectral Analysis of Sample Rate Converter
CSCJournals
 
ECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.comECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.com
donaldzs109
 
Entrenamiento TestExec 8.1
Entrenamiento TestExec 8.1Entrenamiento TestExec 8.1
Entrenamiento TestExec 8.1
Interlatin
 
2022_01_TSMP_HPC_Asia_Final.pptx
2022_01_TSMP_HPC_Asia_Final.pptx2022_01_TSMP_HPC_Asia_Final.pptx
2022_01_TSMP_HPC_Asia_Final.pptx
Ghazal Tashakor
 
Verilog ques
Verilog quesVerilog ques
Verilog ques
mrinalmishra21
 
Atc On An Simd Cots System Wmpp05
Atc On An Simd Cots System   Wmpp05Atc On An Simd Cots System   Wmpp05
Atc On An Simd Cots System Wmpp05
Ülger Ahmet
 
ISLPED 2015 FreqLeak (Presentation Charts)
ISLPED 2015 FreqLeak (Presentation Charts)ISLPED 2015 FreqLeak (Presentation Charts)
ISLPED 2015 FreqLeak (Presentation Charts)
Anand Haridass
 
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOPDESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
VLSICS Design
 
ECET 365 Entire Course NEW
ECET 365 Entire Course NEWECET 365 Entire Course NEW
ECET 365 Entire Course NEW
shyamuopuop
 
MAE496 Final Poster
MAE496 Final PosterMAE496 Final Poster
MAE496 Final PosterEllen Van
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
Satish Grandhi
 
13486500-FFT.ppt
13486500-FFT.ppt13486500-FFT.ppt
13486500-FFT.ppt
Pratik Gohel
 
Optimizing the Robustness of X-by-Wire using Word Combinatorics
Optimizing the Robustness of X-by-Wire using Word CombinatoricsOptimizing the Robustness of X-by-Wire using Word Combinatorics
Optimizing the Robustness of X-by-Wire using Word Combinatorics
Nicolas Navet
 
Multi-class Image Classification using deep convolutional networks on extreme...
Multi-class Image Classification using deep convolutional networks on extreme...Multi-class Image Classification using deep convolutional networks on extreme...
Multi-class Image Classification using deep convolutional networks on extreme...
Ashis Kumar Chanda
 
Multi-class Image Classification using Deep Convolutional Networks on extreme...
Multi-class Image Classification using Deep Convolutional Networks on extreme...Multi-class Image Classification using Deep Convolutional Networks on extreme...
Multi-class Image Classification using Deep Convolutional Networks on extreme...
Ashis Chanda
 
FreqLeak
FreqLeakFreqLeak
FreqLeak
Arun Joseph
 
ECET 105 help A Guide to career/Snaptutorial
ECET 105 help A Guide to career/SnaptutorialECET 105 help A Guide to career/Snaptutorial
ECET 105 help A Guide to career/Snaptutorial
pinck199
 
ECET 105 help A Guide to career/Snaptutorial
 ECET 105 help A Guide to career/Snaptutorial ECET 105 help A Guide to career/Snaptutorial
ECET 105 help A Guide to career/Snaptutorial
pinck243
 
1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device
1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device
1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device
Shawn Lee
 

Similar to Is the P/E cycle of MLC really only 3,000 times as its datasheet said (20)

Spectral Analysis of Sample Rate Converter
Spectral Analysis of Sample Rate ConverterSpectral Analysis of Sample Rate Converter
Spectral Analysis of Sample Rate Converter
 
ECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.comECET 345 Exceptional Education / snaptutorial.com
ECET 345 Exceptional Education / snaptutorial.com
 
Entrenamiento TestExec 8.1
Entrenamiento TestExec 8.1Entrenamiento TestExec 8.1
Entrenamiento TestExec 8.1
 
2022_01_TSMP_HPC_Asia_Final.pptx
2022_01_TSMP_HPC_Asia_Final.pptx2022_01_TSMP_HPC_Asia_Final.pptx
2022_01_TSMP_HPC_Asia_Final.pptx
 
Verilog ques
Verilog quesVerilog ques
Verilog ques
 
Atc On An Simd Cots System Wmpp05
Atc On An Simd Cots System   Wmpp05Atc On An Simd Cots System   Wmpp05
Atc On An Simd Cots System Wmpp05
 
ISLPED 2015 FreqLeak (Presentation Charts)
ISLPED 2015 FreqLeak (Presentation Charts)ISLPED 2015 FreqLeak (Presentation Charts)
ISLPED 2015 FreqLeak (Presentation Charts)
 
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOPDESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
DESIGN AND IMPLEMENTATION OF AREA AND POWER OPTIMISED NOVEL SCANFLOP
 
ECET 365 Entire Course NEW
ECET 365 Entire Course NEWECET 365 Entire Course NEW
ECET 365 Entire Course NEW
 
MAE496 Final Poster
MAE496 Final PosterMAE496 Final Poster
MAE496 Final Poster
 
Library Characterization Flow
Library Characterization FlowLibrary Characterization Flow
Library Characterization Flow
 
13486500-FFT.ppt
13486500-FFT.ppt13486500-FFT.ppt
13486500-FFT.ppt
 
Optimizing the Robustness of X-by-Wire using Word Combinatorics
Optimizing the Robustness of X-by-Wire using Word CombinatoricsOptimizing the Robustness of X-by-Wire using Word Combinatorics
Optimizing the Robustness of X-by-Wire using Word Combinatorics
 
Multi-class Image Classification using deep convolutional networks on extreme...
Multi-class Image Classification using deep convolutional networks on extreme...Multi-class Image Classification using deep convolutional networks on extreme...
Multi-class Image Classification using deep convolutional networks on extreme...
 
Multi-class Image Classification using Deep Convolutional Networks on extreme...
Multi-class Image Classification using Deep Convolutional Networks on extreme...Multi-class Image Classification using Deep Convolutional Networks on extreme...
Multi-class Image Classification using Deep Convolutional Networks on extreme...
 
FreqLeak
FreqLeakFreqLeak
FreqLeak
 
Dsp lab pdf
Dsp lab pdfDsp lab pdf
Dsp lab pdf
 
ECET 105 help A Guide to career/Snaptutorial
ECET 105 help A Guide to career/SnaptutorialECET 105 help A Guide to career/Snaptutorial
ECET 105 help A Guide to career/Snaptutorial
 
ECET 105 help A Guide to career/Snaptutorial
 ECET 105 help A Guide to career/Snaptutorial ECET 105 help A Guide to career/Snaptutorial
ECET 105 help A Guide to career/Snaptutorial
 
1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device
1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device
1.28 Inch Screen 240x240 Round LCD Display For Smart Watch Wearable Device
 

More from May Lau

How to test the interaction between ISB and MSB program
How to test the interaction between ISB and MSB programHow to test the interaction between ISB and MSB program
How to test the interaction between ISB and MSB program
May Lau
 
Renice Nand Flash Analyzer NFA100 introduction
Renice Nand Flash Analyzer NFA100 introductionRenice Nand Flash Analyzer NFA100 introduction
Renice Nand Flash Analyzer NFA100 introduction
May Lau
 
Renice R-SATA storage solution for Aerospace and Defense application
Renice R-SATA storage solution for Aerospace and Defense applicationRenice R-SATA storage solution for Aerospace and Defense application
Renice R-SATA storage solution for Aerospace and Defense application
May Lau
 
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 FoldsA kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
May Lau
 
Renice CF card for VDR (Voyage Data Recorder) application
Renice CF card for VDR (Voyage Data Recorder) applicationRenice CF card for VDR (Voyage Data Recorder) application
Renice CF card for VDR (Voyage Data Recorder) application
May Lau
 
Power Loss Data Protection of SSD
Power Loss Data Protection of SSDPower Loss Data Protection of SSD
Power Loss Data Protection of SSD
May Lau
 
Renice SSD Storage Device for Public Transportation Passenger Information System
Renice SSD Storage Device for Public Transportation Passenger Information SystemRenice SSD Storage Device for Public Transportation Passenger Information System
Renice SSD Storage Device for Public Transportation Passenger Information System
May Lau
 

More from May Lau (7)

How to test the interaction between ISB and MSB program
How to test the interaction between ISB and MSB programHow to test the interaction between ISB and MSB program
How to test the interaction between ISB and MSB program
 
Renice Nand Flash Analyzer NFA100 introduction
Renice Nand Flash Analyzer NFA100 introductionRenice Nand Flash Analyzer NFA100 introduction
Renice Nand Flash Analyzer NFA100 introduction
 
Renice R-SATA storage solution for Aerospace and Defense application
Renice R-SATA storage solution for Aerospace and Defense applicationRenice R-SATA storage solution for Aerospace and Defense application
Renice R-SATA storage solution for Aerospace and Defense application
 
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 FoldsA kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
A kind of Algorithm that Extend MLC SSD Life Expectancy by 3 Folds
 
Renice CF card for VDR (Voyage Data Recorder) application
Renice CF card for VDR (Voyage Data Recorder) applicationRenice CF card for VDR (Voyage Data Recorder) application
Renice CF card for VDR (Voyage Data Recorder) application
 
Power Loss Data Protection of SSD
Power Loss Data Protection of SSDPower Loss Data Protection of SSD
Power Loss Data Protection of SSD
 
Renice SSD Storage Device for Public Transportation Passenger Information System
Renice SSD Storage Device for Public Transportation Passenger Information SystemRenice SSD Storage Device for Public Transportation Passenger Information System
Renice SSD Storage Device for Public Transportation Passenger Information System
 

Is the P/E cycle of MLC really only 3,000 times as its datasheet said

  • 1. Is the P/E cycle of MLC really only 3,000 times as its datasheet said? Firstly, let’s see the conclusion that Renice draw based on the test from Nand Flash test platform NFA100. 1, the P/E cycle of some Block up to 20,000 times in real test, though it said only 3,000 times in datasheet. 2, Each block is an independent individual, and the initial condition of each block is not exactly the same, even though they are the same process in the same production line. 3, No matter it’s original Nand Flash or non-original, they have the necessity of testing, the Nand Flash can be sorted and classified into different levels. 4, Though it is the same Nand Flash chip, the health condition of each Block is not the same 5, The real lifetime (P/E cycle) of Nand Flash may be far greater than its datasheet, only when test, it can play the greater value. 6, Deep understanding of the life performance of Nand Flash in different P/E stages can help better plan ECC. 7, For those who want to convert MLC mode to SLC at a certain stage, when to start conversion is crucial, its RBER corresponding to P/E is the most important reference. Here is the correlation of P/E and RBER, Enlarger
  • 2. The test took 108h and 45 minutes.
  • 3. Renice test process: Test 16 Blocks, make each Block initialize pseudo-random variable. Each Block and each Page use different pseudo-random number Erase Block (Block 3, 1051, 2091, 3103, 2, 6, 1050, 4055, 1049, 1053, 2089, 2093…) Program Block, initialize pattern by Step1 Initializing seed +1 Erase Block (Block 3, 1051, 2091, 3103, 2, 6, 1050, 4055, 1049, 1053, 2089, 2093…totally 16 Blocks) Program Block, initialize pattern by Step1 Record Error Bit every 20 P/E times Pseudo-random seed +1 1,000 rounds, totally 20*1000=20,000 times Totally20P/Etimes Repeat 19 times 1st time 1, The selected Block has a discrete distribution and adjacent distribution (2, 3, 1050, 1051) 2, Each Block and the Page of the Block are Pseudo-random number. 3, The next P/E will automatically +1 to the last pseudo-random number to ensure that the pseudo-random number written this time is completely different from the last time. 4, Record the number of bit Errors every 20 P/E times. 5, The interval between Erase and Program is 0 6, 22,960 times of P/E corresponding bit Errors (20*1148=22960) data record took 108 hours and 45 minutes. 7, Renice use Intel MLC Nand Flash (3,000 P/E cycles) for testing. 8, Worksheets are named in decimal, e.g., Block3130 represents Block 3103 (0C1F)