SlideShare a Scribd company logo
1 of 51
Download to read offline
Boolean Algebra
‘An algebra of Logic’
PRAVEEN M JIGAJINNI
PGT (Computer Science)
MTech[IT],MPhil (Comp.Sci), MCA, MSc[IT], PGDCA, ADCA, Dc. Sc. & Engg.
email: praveenkumarjigajinni@yahoo.co.in
Introduction
 Developed by English Mathematician
George Boole in between 1815 -
1864.
 It is described as an algebra of logic
or an algebra of two values i.e True
or False.
 The term logic means a statement
having binary decisions i.e True/Yes
or False/No.
Application of Boolean algebra
 It is used to perform the logical operations
in digital computer.
 In digital computer True represent by ‘1’
(high volt) and False represent by ‘0’ (low
volt)
 Logical operations are performed by logical
operators. The fundamental logical
operators are:
1. AND (conjunction)
2. OR (disjunction)
3. NOT (negation/complement)
AND operator
 It performs logical multiplication and
denoted by (.) dot.
X Y X.Y
0 0 0
0 1 0
1 0 0
1 1 1
OR operator
 It performs logical addition and
denoted by (+) plus.
X Y X+Y
0 0 0
0 1 1
1 0 1
1 1 1
NOT operator
 It performs logical negation and
denoted by (-) bar. It operates on
single variable.
X X (means complement of x)
0 1
1 0
Truth Table
 Truth table is a table that contains all
possible values of logical
variables/statements in a Boolean
expression.
No. of possible combination =
2n
, where n=number of variables used in
a Boolean expression.
Truth Table
 The truth table for XY + Z is as
follows:
Dec X Y Z XY XY+Z
0 0 0 0 0 0
1 0 0 1 0 1
2 0 1 0 0 0
3 0 1 1 0 1
4 1 0 0 0 0
5 1 0 1 0 1
6 1 1 0 1 1
7 1 1 1 1 1
Tautology & Fallacy
 If the output of Booean expression is
always True or 1 is called Tautology.
 If the output of Boolean expression is
always False or 0 is called Fallacy.
P P’ output (PVP’) output (PΛP’)
0 1 1 0
1 0 1 0
PVP’ is Tautology and PΛP’ is Fallacy
Exercise
1. Evaluate the following Boolean
expression using Truth Table.
(a) X’Y’+X’Y (b) X’YZ’+XY’
(c) XY’(Z+YZ’)+Z’
2. Verify that P+(PQ)’ is a Tautology.
3. Verify that (X+Y)’=X’Y’
Implementation
 Boolean Algebra applied in computers
electronic circuits. These circuits
perform Boolean operations and
these are called logic circuits or logic
gates.
Logic Gate
 A gate is an digital circuit which operates
on one or more signals and produce single
output.
 Gates are digital circuits because the input
and output signals are denoted by either
1(high voltage) or 0(low voltage).
 Three type of gates are as under:
1. AND gate
2. OR gate
3. NOT gate
AND gate
 The AND gate is an electronic circuit that
gives a high output (1) only if all its inputs
are high.
 AND gate takes two or more input signals
and produce only one output signal.
Input
A
Input
B
Output
AB
0 0 0
0 1 0
1 0 0
1 1 1
OR gate
 The OR gate is an electronic circuit that
gives a high output (1) if one or more of its
inputs are high.
 OR gate also takes two or more input
signals and produce only one output signal.
Input
A
Input
B
Output
A+B
0 0 0
0 1 1
1 0 1
1 1 1
NOT gate
 The NOT gate is an electronic circuit that gives a
high output (1) if its input is low .
 NOT gate takes only one input signal and produce
only one output signal.
 The output of NOT gate is complement of its input.
 It is also called inverter.
Input A Output A
0 1
1 0
Principal of Duality
In Boolean algebras the duality
Principle can be is obtained by
interchanging AND and OR operators
and replacing 0's by 1's and 1's by
0's. Compare the identities on the
left side with the identities on the
right.
Example
X.Y+Z' = (X'+Y').Z
Basic Theorem of Boolean
Algebra
T1 : Properties of 0
(a) 0 + A = A
(b) 0 A = 0
T2 : Properties of 1
(a) 1 + A = 1
(b) 1 A = A
Basic Theorem of Boolean
Algebra
T3 : Commutative Law
(a) A + B = B + A
(b) A B = B A
T4 : Associate Law
(a) (A + B) + C = A + (B + C)
(b) (A B) C = A (B C)
T5 : Distributive Law
(a) A (B + C) = A B + A C
(b) A + (B C) = (A + B) (A + C)
(c) A+A’B = A+B
Basic Theorem of Boolean
Algebra
T6 : Indempotence (Identity ) Law
(a) A + A = A
(b) A A = A
T7 : Absorption (Redundance) Law
(a) A + A B = A
(b) A (A + B) = A
Basic Theorem of Boolean
Algebra
T8 : Complementary Law
(a) X+X’=1
(b) X.X’=0
T9 : Involution
(a) x’’ = x
T10 : De Morgan's Theorem
(a) (X+Y)’=X’.Y’
(b) (X.Y)’=X’+Y’
Exercise
Q 1. State & Verify De Morgan's Law by
using truth table and algebraically.
Q 2. State and verify distributive law.
Q 3. Draw a logic diagram for the
following expression:
(a) ab+b’c+c’a’
(b) (a+b).(a+b’).c
Representation of Boolean
expression
Boolean expression can be
represented by either
(i)Sum of Product( SOP) form or
(ii)Product of Sum (POS form)
e.g.
AB+AC  SOP
(A+B)(A+C)  POS
In above examples both are in SOP and POS respectively
but they are not in Standard SOP and POS.
Canonical form of Boolean
Expression (Standard form)
 In standard SOP and POS each term of
Boolean expression must contain all the
literals (with and without bar) that has
been used in Boolean expression.
 If the above condition is satisfied by the
Boolean expression, that expression is
called Canonical form of Boolean
expression.
Canonical form of Boolean
Expression (Standard form) Contd..
In Boolean expression AB+AC the
literal C is mission in the 1st
term
AB and B is mission in 2nd
term
AC. That is why AB+AC is not a
Canonical SOP.
Canonical form of Boolean
Expression (Standard form) Contd..
Convert AB+AC in Canonical SOP
(Standard SOP)
Sol. AB + AC
AB(C+C’) + AC(B+B’)
ABC+ABC’+ABC+AB’C
ABC+ABC’+AB’C
Distributive law
Canonical form of Boolean
Expression (Standard form) Contd..
Convert (A+B)(A+C) in Canonical
SOP (Standard SOP)
Sol. (A+B).(A+C)
(A+B)+(C.C’) . (A+C)+(B.B’)
(A+B+C).(A+B+C’).(A+B+C)(A+B’+C)
(A+B+C).(A+B+C’)(A+B’+C)
Distributive law
Remove duplicates
Canonical form of Boolean
Expression (Standard form) Contd..
Minterm and Maxterm
Individual term of Canonical Sum of Products
(SOP) is called Minterm. In otherwords minterm
is a product of all the literals (with or without
bar) within the Boolean expression.
Individual term of Canonical Products of Sum
(POS) is called Maxterm. In otherwords
maxterm is a sum of all the literals (with or
without bar) within the Boolean expression.
Minterms & Maxterms for 2 variables
(Derivation of Boolean function from
Truth Table)
x y Index Minterm Maxterm
0 0 0 m0 = x’ y’ M0 = x + y
0 1 1 m1 = x’ y M1 = x + y’
1 0 2 m2 = x y’ M2 = x’ + y
1 1 3 m3 = x y M3 = x’ + y’
The minterm mi should evaluate to 1 for
each combination of x and y.
The maxterm is the complement of the
minterm
Minterms & Maxterms for 3
variables
Maxterm Mi is the complement of minterm mi
Mi = mi and mi = Mi
M3 = x + y + z
m3 = x y z
3
1
1
0
M4 = x + y + z
m4 = x y z
4
0
0
1
M5 = x + y + z
m5 = x y z
5
1
0
1
M6 = x + y + z
m6 = x y z
6
0
1
1
1
1
0
0
y
1
0
0
0
x
1
0
1
0
z
M7 = x + y + z
m7 = x y z
7
M2 = x + y + z
m2 = x y z
2
M1 = x + y + z
m1 = x y z
1
M0 = x + y + z
m0 = x y z
0
Maxterm
Minterm
Index
M3 = x + y + z
m3 = x y z
3
1
1
0
M4 = x + y + z
m4 = x y z
4
0
0
1
M5 = x + y + z
m5 = x y z
5
1
0
1
M6 = x + y + z
m6 = x y z
6
0
1
1
1
1
0
0
y
1
0
0
0
x
1
0
1
0
z
M7 = x + y + z
m7 = x y z
7
M2 = x + y + z
m2 = x y z
2
M1 = x + y + z
m1 = x y z
1
M0 = x + y + z
m0 = x y z
0
Maxterm
Minterm
Index
Solved Problem
Prob. Find the minterm designation of
XY’Z’
Sol. Subsitute 1’s for non barred and
0’s for barred letters
Binary equivalent = 100
Decimal equivalent = 4
Thus XY’Z’=m4
Purpose of the Index
 Minterms and Maxterms are designated with an index
 The index number corresponds to a binary pattern
 The index for the minterm or maxterm, expressed as
a binary number, is used to determine whether the
variable is shown in the true or complemented form
 For Minterms:
 ‘1’ means the variable is “Not Complemented” and
 ‘0’ means the variable is “Complemented”.
 For Maxterms:
 ‘0’ means the variable is “Not Complemented” and
 ‘1’ means the variable is “Complemented”.
Solved Problem
Sum of minterms of entries that evaluate to ‘1’
x y z F Minterm
0 0 0 0
0 0 1 1 m1 = x’ y’ z
0 1 0 0
0 1 1 0
1 0 0 0
1 0 1 0
1 1 0 1 m6 = x y z’
1 1 1 1 m7 = x y z
F = m1 + m6 + m7 = ∑ (1, 6, 7) = x y z + x y z + x y z
Focus on the
‘1’ entries
Write SOP form of a Boolean Function F, Which is
represented by the following truth table.
Exercise
1. Write POS form of a Boolean Function F, Which is represented by the
following truth table
x y z F
0 0 0 1
0 0 1 1
0 1 0 0
0 1 1 0
1 0 0 1
1 0 1 1
1 1 0 0
1 1 1 1
2. Write equivalent canonical Sum of Product expression for
the following Product of Sum Expression:
F(X,Y,Z)=Π(1,3,6,7)
.
Minimization of Boolean
Expression
 Canonical SOP (Sum of Minterms) and POS (Product of Maxterm) is the derivation/expansion of Boolean Expression.
 Canonical forms are not usually minimal.
 Minimization of Boolean expression is needed to simplify the Boolean expression and thus reduce the circuitry complexity as it uses less number of gates to produce same output that can by taken by long canonical expression.
Minimization of Boolean
Expression (Contd…)
 Two method can by applied to reduce the Boolean expression –
i) Algebraic
ii)Using Karnaugh Map (K-Map).
Minimization of Boolean
Expression (Contd…)
 Algebraic Method
- The different Boolean rules and theorems are used to simplify the Boolean expression in this method.
Minimization of Boolean
Expression (Contd…)
Solved Problem
Minimize the following Boolean Expression:
1. a’bc + ab’c’ + ab’c + abc’ +abc
= a’bc + ab’ + ab
= a’bc + a
2. AB’CD’ + AB’CD + ABCD’ + ABCD
= AB’C + ABC
= AC
Minimization of Boolean
Expression (Contd…)
Exercise
A. Minimize the following Boolean Expression:
1.
X’Y’Z’ + X’YZ’ + XY’Z’ + XYZ’
2.
a(b + b’c + b’c’)
B. Prove algebraically that
1.
(x+y+z)(x’+y+z)=y+z
2.
A+A’B’=A+B’
Minimization of Boolean
Expression (Contd…)
Karnaugh Map
The Karnaugh map (K-map for short), Maurice Karnaugh's 1953 refinement of Edward Veitch's 1952 Veitch diagram, is a method to simplify Boolean algebra expressions. K-map is

K-Maps are a convenient way to simplify Boolean Expressions.

They can be used for up to 4 or 5 variables.

They are a visual representation of a truth table.
Truth table to K-Map (2 variable
minterm)
A B P
0 0 1
0 1 1
1 0 0
1 1 1
0 1
0 1 1
1 1
minterms are represented by a
1 in the corresponding
location in the K map.
The expression is:
A.B + A.B + A.B
A
B
A’
A
B’ B
K-Maps (2 Variables k-map contd…)
 Adjacent 1’s can be “paired off”
 Any variable which is both a 1 and a zero in this
pairing can be eliminated
 Pairs may be adjacent horizontally or vertically
A 0 1
0 1 1
1 1
a pair
another pair
B is eliminated,
leaving A as the
term
A is eliminated,
leaving B as the
term
After reduction the
expression becomes A + B
B
The expression is:
A’.B’ + A’.B + A.B
 Three Variable K-Map
A B C P
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 0
1 0 0 1
1 0 1 0
1 1 0 1
1 1 1 0
A.B.C + A.B.C + A.B.C
A 00 01 11 10
0 1
1 1 1
One square filled in for
each minterm.
BC
Notice the code sequence:
00 01 11 10 – a Gray code.
Grouping the Pairs
A 00 01 11 10
0 1
1 1 1
equates to B.C as A
is eliminated.
Here, we can “wrap
around” and this
pair equates to A.C
as B is eliminated.
Our truth table simplifies to
A.C + B.C as before.
BC
Three Variable K-Map (Contd…)
Expression is ABC+A’BC’+A’BC+ABC’
A 00 01 11 10
0 1 1
1 1 1
Groups of 4 in a block can be used to eliminate two
variables:
QUAD = A’BC+A’BC’+ABC+ABC’
= A’B+AB
=B
BC
A B C Y
0 0 0 0
0 0 1 0
0 1 0 1
0 1 1 1
1 0 0 0
1 0 1 0
1 1 0 1
1 1 1 1
Three Variable K-Map (Contd…)
Groups of 4
Karnaugh Maps - Four Variable K-Map
AB
CD 00 01 11 10
00
01
11
10
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
A.B.C.D A.B.C.D A.B.C.D A.B.C.D
K-Map
Reduction Rule
To reduce the Boolean expression, first we have to mark pairs, quads and octets.
Pair – remove one variable
Quad – remove two variables
Octet – remove three variables
Imp – To get the optimum reduction, priority is given to octet first, then quad and then pair.
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1 1
1 1 1 1
Octet Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1
1
1 1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1 1
1 1 1 1
Octet Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1
1
1 1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1
1 1 1
Quad Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1
1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1 1
1 1 1
Quad Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1
1
1
1
Karnaugh Maps - Four Variable K-Map
AB
CD
C’D’[00] C’D[01] CD[11] CD’[10]
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1 1
1 1
Quad Reduction
A’B’[00]
A’B[01]
AB[11]
AB’[10]
1
1
1
1

More Related Content

Similar to 1Boolean Alegebra 3booleanalgebraold-160325120651.pdf

Similar to 1Boolean Alegebra 3booleanalgebraold-160325120651.pdf (20)

Chapter 2.pdf
Chapter 2.pdfChapter 2.pdf
Chapter 2.pdf
 
B sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) baB sc ii sem unit 2(b) ba
B sc ii sem unit 2(b) ba
 
2dig circ
2dig circ2dig circ
2dig circ
 
Boolean Algebra
Boolean AlgebraBoolean Algebra
Boolean Algebra
 
Chapter 4 logic design
Chapter 4   logic designChapter 4   logic design
Chapter 4 logic design
 
boolean algebra and logic simplification
boolean algebra and logic simplificationboolean algebra and logic simplification
boolean algebra and logic simplification
 
9. logic gates._rr
9. logic gates._rr9. logic gates._rr
9. logic gates._rr
 
class xi pptx-1.pptx
class xi pptx-1.pptxclass xi pptx-1.pptx
class xi pptx-1.pptx
 
booleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).pptbooleanalgebra-140914001141-phpapp01 (1).ppt
booleanalgebra-140914001141-phpapp01 (1).ppt
 
Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)Lect 2 boolean algebra (4 5-21)
Lect 2 boolean algebra (4 5-21)
 
Principles of Combinational Logic-1
Principles of Combinational Logic-1Principles of Combinational Logic-1
Principles of Combinational Logic-1
 
boolean-algebra.pdf
boolean-algebra.pdfboolean-algebra.pdf
boolean-algebra.pdf
 
Digital 1 8
Digital 1 8Digital 1 8
Digital 1 8
 
DLD Chapter-2.pdf
DLD Chapter-2.pdfDLD Chapter-2.pdf
DLD Chapter-2.pdf
 
Boolean Algebra DLD
Boolean Algebra DLDBoolean Algebra DLD
Boolean Algebra DLD
 
BOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATEBOOLEAN ALGEBRA & LOGIC GATE
BOOLEAN ALGEBRA & LOGIC GATE
 
DM2020 boolean algebra
DM2020 boolean algebraDM2020 boolean algebra
DM2020 boolean algebra
 
Boolean Logic.pptx
Boolean Logic.pptxBoolean Logic.pptx
Boolean Logic.pptx
 
2nd PUC computer science chapter 2 boolean algebra 1
2nd PUC computer science chapter 2  boolean algebra 12nd PUC computer science chapter 2  boolean algebra 1
2nd PUC computer science chapter 2 boolean algebra 1
 
Digital notes
Digital notesDigital notes
Digital notes
 

Recently uploaded

Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)dollysharma2066
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .Satyam Kumar
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxDeepakSakkari2
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )Tsuyoshi Horigome
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfAsst.prof M.Gokilavani
 
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLCurrent Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLDeelipZope
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfme23b1001
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...Soham Mondal
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxwendy cai
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...asadnawaz62
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxJoão Esperancinha
 
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxMicroscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxpurnimasatapathy1234
 

Recently uploaded (20)

Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
Call Us ≽ 8377877756 ≼ Call Girls In Shastri Nagar (Delhi)
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .
 
Biology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptxBiology for Computer Engineers Course Handout.pptx
Biology for Computer Engineers Course Handout.pptx
 
SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )SPICE PARK APR2024 ( 6,793 SPICE Models )
SPICE PARK APR2024 ( 6,793 SPICE Models )
 
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Serviceyoung call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
young call girls in Rajiv Chowk🔝 9953056974 🔝 Delhi escort Service
 
POWER SYSTEMS-1 Complete notes examples
POWER SYSTEMS-1 Complete notes  examplesPOWER SYSTEMS-1 Complete notes  examples
POWER SYSTEMS-1 Complete notes examples
 
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdfCCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
CCS355 Neural Network & Deep Learning Unit II Notes with Question bank .pdf
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
Design and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdfDesign and analysis of solar grass cutter.pdf
Design and analysis of solar grass cutter.pdf
 
Current Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCLCurrent Transformer Drawing and GTP for MSETCL
Current Transformer Drawing and GTP for MSETCL
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCRCall Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
Call Us -/9953056974- Call Girls In Vikaspuri-/- Delhi NCR
 
Electronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdfElectronically Controlled suspensions system .pdf
Electronically Controlled suspensions system .pdf
 
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
OSVC_Meta-Data based Simulation Automation to overcome Verification Challenge...
 
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
★ CALL US 9953330565 ( HOT Young Call Girls In Badarpur delhi NCR
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
What are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptxWhat are the advantages and disadvantages of membrane structures.pptx
What are the advantages and disadvantages of membrane structures.pptx
 
complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...complete construction, environmental and economics information of biomass com...
complete construction, environmental and economics information of biomass com...
 
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptxDecoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
Decoding Kotlin - Your guide to solving the mysterious in Kotlin.pptx
 
Microscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptxMicroscopic Analysis of Ceramic Materials.pptx
Microscopic Analysis of Ceramic Materials.pptx
 

1Boolean Alegebra 3booleanalgebraold-160325120651.pdf

  • 1. Boolean Algebra ‘An algebra of Logic’ PRAVEEN M JIGAJINNI PGT (Computer Science) MTech[IT],MPhil (Comp.Sci), MCA, MSc[IT], PGDCA, ADCA, Dc. Sc. & Engg. email: praveenkumarjigajinni@yahoo.co.in
  • 2. Introduction  Developed by English Mathematician George Boole in between 1815 - 1864.  It is described as an algebra of logic or an algebra of two values i.e True or False.  The term logic means a statement having binary decisions i.e True/Yes or False/No.
  • 3. Application of Boolean algebra  It is used to perform the logical operations in digital computer.  In digital computer True represent by ‘1’ (high volt) and False represent by ‘0’ (low volt)  Logical operations are performed by logical operators. The fundamental logical operators are: 1. AND (conjunction) 2. OR (disjunction) 3. NOT (negation/complement)
  • 4. AND operator  It performs logical multiplication and denoted by (.) dot. X Y X.Y 0 0 0 0 1 0 1 0 0 1 1 1
  • 5. OR operator  It performs logical addition and denoted by (+) plus. X Y X+Y 0 0 0 0 1 1 1 0 1 1 1 1
  • 6. NOT operator  It performs logical negation and denoted by (-) bar. It operates on single variable. X X (means complement of x) 0 1 1 0
  • 7. Truth Table  Truth table is a table that contains all possible values of logical variables/statements in a Boolean expression. No. of possible combination = 2n , where n=number of variables used in a Boolean expression.
  • 8. Truth Table  The truth table for XY + Z is as follows: Dec X Y Z XY XY+Z 0 0 0 0 0 0 1 0 0 1 0 1 2 0 1 0 0 0 3 0 1 1 0 1 4 1 0 0 0 0 5 1 0 1 0 1 6 1 1 0 1 1 7 1 1 1 1 1
  • 9. Tautology & Fallacy  If the output of Booean expression is always True or 1 is called Tautology.  If the output of Boolean expression is always False or 0 is called Fallacy. P P’ output (PVP’) output (PΛP’) 0 1 1 0 1 0 1 0 PVP’ is Tautology and PΛP’ is Fallacy
  • 10. Exercise 1. Evaluate the following Boolean expression using Truth Table. (a) X’Y’+X’Y (b) X’YZ’+XY’ (c) XY’(Z+YZ’)+Z’ 2. Verify that P+(PQ)’ is a Tautology. 3. Verify that (X+Y)’=X’Y’
  • 11. Implementation  Boolean Algebra applied in computers electronic circuits. These circuits perform Boolean operations and these are called logic circuits or logic gates.
  • 12. Logic Gate  A gate is an digital circuit which operates on one or more signals and produce single output.  Gates are digital circuits because the input and output signals are denoted by either 1(high voltage) or 0(low voltage).  Three type of gates are as under: 1. AND gate 2. OR gate 3. NOT gate
  • 13. AND gate  The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high.  AND gate takes two or more input signals and produce only one output signal. Input A Input B Output AB 0 0 0 0 1 0 1 0 0 1 1 1
  • 14. OR gate  The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high.  OR gate also takes two or more input signals and produce only one output signal. Input A Input B Output A+B 0 0 0 0 1 1 1 0 1 1 1 1
  • 15. NOT gate  The NOT gate is an electronic circuit that gives a high output (1) if its input is low .  NOT gate takes only one input signal and produce only one output signal.  The output of NOT gate is complement of its input.  It is also called inverter. Input A Output A 0 1 1 0
  • 16. Principal of Duality In Boolean algebras the duality Principle can be is obtained by interchanging AND and OR operators and replacing 0's by 1's and 1's by 0's. Compare the identities on the left side with the identities on the right. Example X.Y+Z' = (X'+Y').Z
  • 17. Basic Theorem of Boolean Algebra T1 : Properties of 0 (a) 0 + A = A (b) 0 A = 0 T2 : Properties of 1 (a) 1 + A = 1 (b) 1 A = A
  • 18. Basic Theorem of Boolean Algebra T3 : Commutative Law (a) A + B = B + A (b) A B = B A T4 : Associate Law (a) (A + B) + C = A + (B + C) (b) (A B) C = A (B C) T5 : Distributive Law (a) A (B + C) = A B + A C (b) A + (B C) = (A + B) (A + C) (c) A+A’B = A+B
  • 19. Basic Theorem of Boolean Algebra T6 : Indempotence (Identity ) Law (a) A + A = A (b) A A = A T7 : Absorption (Redundance) Law (a) A + A B = A (b) A (A + B) = A
  • 20. Basic Theorem of Boolean Algebra T8 : Complementary Law (a) X+X’=1 (b) X.X’=0 T9 : Involution (a) x’’ = x T10 : De Morgan's Theorem (a) (X+Y)’=X’.Y’ (b) (X.Y)’=X’+Y’
  • 21. Exercise Q 1. State & Verify De Morgan's Law by using truth table and algebraically. Q 2. State and verify distributive law. Q 3. Draw a logic diagram for the following expression: (a) ab+b’c+c’a’ (b) (a+b).(a+b’).c
  • 22. Representation of Boolean expression Boolean expression can be represented by either (i)Sum of Product( SOP) form or (ii)Product of Sum (POS form) e.g. AB+AC  SOP (A+B)(A+C)  POS In above examples both are in SOP and POS respectively but they are not in Standard SOP and POS.
  • 23. Canonical form of Boolean Expression (Standard form)  In standard SOP and POS each term of Boolean expression must contain all the literals (with and without bar) that has been used in Boolean expression.  If the above condition is satisfied by the Boolean expression, that expression is called Canonical form of Boolean expression.
  • 24. Canonical form of Boolean Expression (Standard form) Contd.. In Boolean expression AB+AC the literal C is mission in the 1st term AB and B is mission in 2nd term AC. That is why AB+AC is not a Canonical SOP.
  • 25. Canonical form of Boolean Expression (Standard form) Contd.. Convert AB+AC in Canonical SOP (Standard SOP) Sol. AB + AC AB(C+C’) + AC(B+B’) ABC+ABC’+ABC+AB’C ABC+ABC’+AB’C Distributive law
  • 26. Canonical form of Boolean Expression (Standard form) Contd.. Convert (A+B)(A+C) in Canonical SOP (Standard SOP) Sol. (A+B).(A+C) (A+B)+(C.C’) . (A+C)+(B.B’) (A+B+C).(A+B+C’).(A+B+C)(A+B’+C) (A+B+C).(A+B+C’)(A+B’+C) Distributive law Remove duplicates
  • 27. Canonical form of Boolean Expression (Standard form) Contd.. Minterm and Maxterm Individual term of Canonical Sum of Products (SOP) is called Minterm. In otherwords minterm is a product of all the literals (with or without bar) within the Boolean expression. Individual term of Canonical Products of Sum (POS) is called Maxterm. In otherwords maxterm is a sum of all the literals (with or without bar) within the Boolean expression.
  • 28. Minterms & Maxterms for 2 variables (Derivation of Boolean function from Truth Table) x y Index Minterm Maxterm 0 0 0 m0 = x’ y’ M0 = x + y 0 1 1 m1 = x’ y M1 = x + y’ 1 0 2 m2 = x y’ M2 = x’ + y 1 1 3 m3 = x y M3 = x’ + y’ The minterm mi should evaluate to 1 for each combination of x and y. The maxterm is the complement of the minterm
  • 29. Minterms & Maxterms for 3 variables Maxterm Mi is the complement of minterm mi Mi = mi and mi = Mi M3 = x + y + z m3 = x y z 3 1 1 0 M4 = x + y + z m4 = x y z 4 0 0 1 M5 = x + y + z m5 = x y z 5 1 0 1 M6 = x + y + z m6 = x y z 6 0 1 1 1 1 0 0 y 1 0 0 0 x 1 0 1 0 z M7 = x + y + z m7 = x y z 7 M2 = x + y + z m2 = x y z 2 M1 = x + y + z m1 = x y z 1 M0 = x + y + z m0 = x y z 0 Maxterm Minterm Index M3 = x + y + z m3 = x y z 3 1 1 0 M4 = x + y + z m4 = x y z 4 0 0 1 M5 = x + y + z m5 = x y z 5 1 0 1 M6 = x + y + z m6 = x y z 6 0 1 1 1 1 0 0 y 1 0 0 0 x 1 0 1 0 z M7 = x + y + z m7 = x y z 7 M2 = x + y + z m2 = x y z 2 M1 = x + y + z m1 = x y z 1 M0 = x + y + z m0 = x y z 0 Maxterm Minterm Index
  • 30. Solved Problem Prob. Find the minterm designation of XY’Z’ Sol. Subsitute 1’s for non barred and 0’s for barred letters Binary equivalent = 100 Decimal equivalent = 4 Thus XY’Z’=m4
  • 31. Purpose of the Index  Minterms and Maxterms are designated with an index  The index number corresponds to a binary pattern  The index for the minterm or maxterm, expressed as a binary number, is used to determine whether the variable is shown in the true or complemented form  For Minterms:  ‘1’ means the variable is “Not Complemented” and  ‘0’ means the variable is “Complemented”.  For Maxterms:  ‘0’ means the variable is “Not Complemented” and  ‘1’ means the variable is “Complemented”.
  • 32. Solved Problem Sum of minterms of entries that evaluate to ‘1’ x y z F Minterm 0 0 0 0 0 0 1 1 m1 = x’ y’ z 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 0 1 m6 = x y z’ 1 1 1 1 m7 = x y z F = m1 + m6 + m7 = ∑ (1, 6, 7) = x y z + x y z + x y z Focus on the ‘1’ entries Write SOP form of a Boolean Function F, Which is represented by the following truth table.
  • 33. Exercise 1. Write POS form of a Boolean Function F, Which is represented by the following truth table x y z F 0 0 0 1 0 0 1 1 0 1 0 0 0 1 1 0 1 0 0 1 1 0 1 1 1 1 0 0 1 1 1 1 2. Write equivalent canonical Sum of Product expression for the following Product of Sum Expression: F(X,Y,Z)=Π(1,3,6,7) .
  • 34. Minimization of Boolean Expression  Canonical SOP (Sum of Minterms) and POS (Product of Maxterm) is the derivation/expansion of Boolean Expression.  Canonical forms are not usually minimal.  Minimization of Boolean expression is needed to simplify the Boolean expression and thus reduce the circuitry complexity as it uses less number of gates to produce same output that can by taken by long canonical expression.
  • 35. Minimization of Boolean Expression (Contd…)  Two method can by applied to reduce the Boolean expression – i) Algebraic ii)Using Karnaugh Map (K-Map).
  • 36. Minimization of Boolean Expression (Contd…)  Algebraic Method - The different Boolean rules and theorems are used to simplify the Boolean expression in this method.
  • 37. Minimization of Boolean Expression (Contd…) Solved Problem Minimize the following Boolean Expression: 1. a’bc + ab’c’ + ab’c + abc’ +abc = a’bc + ab’ + ab = a’bc + a 2. AB’CD’ + AB’CD + ABCD’ + ABCD = AB’C + ABC = AC
  • 38. Minimization of Boolean Expression (Contd…) Exercise A. Minimize the following Boolean Expression: 1. X’Y’Z’ + X’YZ’ + XY’Z’ + XYZ’ 2. a(b + b’c + b’c’) B. Prove algebraically that 1. (x+y+z)(x’+y+z)=y+z 2. A+A’B’=A+B’
  • 39. Minimization of Boolean Expression (Contd…) Karnaugh Map The Karnaugh map (K-map for short), Maurice Karnaugh's 1953 refinement of Edward Veitch's 1952 Veitch diagram, is a method to simplify Boolean algebra expressions. K-map is  K-Maps are a convenient way to simplify Boolean Expressions.  They can be used for up to 4 or 5 variables.  They are a visual representation of a truth table.
  • 40. Truth table to K-Map (2 variable minterm) A B P 0 0 1 0 1 1 1 0 0 1 1 1 0 1 0 1 1 1 1 minterms are represented by a 1 in the corresponding location in the K map. The expression is: A.B + A.B + A.B A B A’ A B’ B
  • 41. K-Maps (2 Variables k-map contd…)  Adjacent 1’s can be “paired off”  Any variable which is both a 1 and a zero in this pairing can be eliminated  Pairs may be adjacent horizontally or vertically A 0 1 0 1 1 1 1 a pair another pair B is eliminated, leaving A as the term A is eliminated, leaving B as the term After reduction the expression becomes A + B B The expression is: A’.B’ + A’.B + A.B
  • 42.  Three Variable K-Map A B C P 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 1 1 1 1 0 A.B.C + A.B.C + A.B.C A 00 01 11 10 0 1 1 1 1 One square filled in for each minterm. BC Notice the code sequence: 00 01 11 10 – a Gray code.
  • 43. Grouping the Pairs A 00 01 11 10 0 1 1 1 1 equates to B.C as A is eliminated. Here, we can “wrap around” and this pair equates to A.C as B is eliminated. Our truth table simplifies to A.C + B.C as before. BC Three Variable K-Map (Contd…)
  • 44. Expression is ABC+A’BC’+A’BC+ABC’ A 00 01 11 10 0 1 1 1 1 1 Groups of 4 in a block can be used to eliminate two variables: QUAD = A’BC+A’BC’+ABC+ABC’ = A’B+AB =B BC A B C Y 0 0 0 0 0 0 1 0 0 1 0 1 0 1 1 1 1 0 0 0 1 0 1 0 1 1 0 1 1 1 1 1 Three Variable K-Map (Contd…) Groups of 4
  • 45. Karnaugh Maps - Four Variable K-Map AB CD 00 01 11 10 00 01 11 10 A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D A.B.C.D
  • 46. K-Map Reduction Rule To reduce the Boolean expression, first we have to mark pairs, quads and octets. Pair – remove one variable Quad – remove two variables Octet – remove three variables Imp – To get the optimum reduction, priority is given to octet first, then quad and then pair.
  • 47. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1 Octet Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1
  • 48. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1 Octet Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 1 1
  • 49. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 Quad Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1
  • 50. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 1 1 Quad Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1
  • 51. Karnaugh Maps - Four Variable K-Map AB CD C’D’[00] C’D[01] CD[11] CD’[10] A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1 Quad Reduction A’B’[00] A’B[01] AB[11] AB’[10] 1 1 1 1