SlideShare a Scribd company logo
1 of 10
IT2001PA
Engineering Essentials (2/2)


Chapter 17 - Monostable Operation of the
555 IC Timer
 Lecturer Name
lecturer_email@ite.edu.sg
                              Nov 20, 2012
Contact Number
Chapter 17 - Monostable Operation of the 555 IC Timer


Lesson Objectives
Upon completion of this topic, you should be able to:
   Students should be able to describe and verify the
    circuit operation and applications of a monostable
    multivibrator.
   Calculate the pulse width of a monostable multivibrator
    circuit.




    IT2001PA Engineering Essentials (2/2)               2
Chapter 17 - Monostable Operation of the 555 IC Timer


Specific Objectives
  Students should be able to :
      Draw the circuit of a monostable multivibrator using IC
       555.
      Explain the operation of the monostable multivibrator.
      State the applications of monostable multivibrator.




      IT2001PA Engineering Essentials (2/2)
Chapter 17 - Monostable Operation of the 555 IC Timer


Monostable Multivibrator
        It is also known as one-shot multivibrator.
        Is stable in only one of two voltage levels.
        When a trigger is received it switches to the other state
         for a period of time (t ) and then returns to the stable
         state.
        Application as a timer.

            Input              Circuit                  Output

                           Monostable
                           Multivibrator                  t



    IT2001PA Engineering Essentials (2/2)                        4
Chapter 17 - Monostable Operation of the 555 IC Timer


 555 as Monostable Multivibrator
                                       +V                           Trigger
                                                                     input
      R                                                   Vcc
                       8                Output        1
                                                          Vcc
              7                   3                   3

C             6
                      555                                   Vo
                                                                      tp

                                                          Vcc         Output
Trigger                           5                   Vout
input         2
                       1                     0.01µF
                                                                0          t
                                                                      t = 1.1RC

     Duration of output pulse at HIGH state, t = 1.1 RC
     IT2001PA Engineering Essentials (2/2)                                    5
Chapter 17 - Monostable Operation of the 555 IC Timer


Example : To calculate the duration of the quasi-stable state of the
monostable multivibrator. Given that C = 0.001µf and R = 10KΩ.

Solution :

             Input          Circuit                 Output

                         Monostable
                         Multivibrator                  t


                     T =   1.1 RC
                       =   1.1(10 KΩ x 0.001µf )
                       =   1.1(10 x 103Ω ) ( 0.001 x 10-6f )
                       =   0.000 011s
                       =   11µs

    IT2001PA Engineering Essentials (2/2)                              6
Chapter 17 - Monostable Operation of the 555 IC Timer


Internal Circuitry of a 555 in the Monostable Mode
                            Vcc
             R

             C                                                                      OUTPUT

                                                                            1
                                      +
                                                                      3
                                      _
                                          1   S      Q                      0
                            2
                            3
           INPUT
                            1
                            3
      1                               +
                                Vcc       2   R
      0
                   2                  _



                             Vcc
 When power is applied initially
 Comparator 2 output is driven Low by positive High at the trigger input.
 Comparator 1 output is driven High by the voltage charged across the
 external capacitor.
 S = 1 , R = 0, Q = 1 and output is Low.

    IT2001PA Engineering Essentials (2/2)                                       7
Chapter 17 - Monostable Operation of the 555 IC Timer
                            Vcc
             R

             C                                                                    OUTPUT

                                                                          1
                                      +

                                      _
                                          1   S      Q                    0
                            2
                            3
           INPUT
                            1
                            3         +
      1
                                Vcc       2   R
      0
                   2                  _




   When the transistor is ON   Vcc
   This set the flip-flop, Q=1 and the transistor is ON.
   The capacitor then discharges to the ground through the transistor and
   causes the output of comparator 1 to go Low.
   The flip-flop will now remain set because both inputs are Low
   (unchanged state).
   •The output will remain at this stable state until a Low trigger inputs is
   received.
    IT2001PA Engineering Essentials (2/2)                                     8
Chapter 17 - Monostable Operation of the 555 IC Timer

                              Vcc
             R

             C                                                                   OUTPUT

                                                                         1
                                    +
                                                                     3
                                    _
                                        1   S     Q                      0
                          2
                          3
           INPUT
                          1
                          3
      1                       Vcc +
      0
                   2                _   2   R


                              Vcc
    When a Low trigger input is applied at pin 2
    Inverting input of comparator 2 from pin 2 will go Low.
    This is lower than the non inverting input which is 1/3Vcc.
    The output of comparator 2 is driven High.
    S = 0, R = 1, Q = 0, and it turns OFF the transistor.
    The circuit is now in its unstable state, output is logic ‘1’.

    IT2001PA Engineering Essentials (2/2)                                    9
Chapter 17 - Monostable Operation of the 555 IC Timer

                               Vcc
             R

             C                                                              OUTPUT

                                                                       1
                                 +
                                                                   3
                                 _
                                      1     S     Q                    0
                           2
                           3
           INPUT
                            1
                            3
      1                          +

      0
                   2            Vcc
                                 _    2     R

                                Vcc
   When the transistor is OFF
   Input has returned to High, Logic “1” .
   The external capacitor will charge through resistor R.
   When the voltage across the capacitor exceeds 2/3Vcc, the
   output of comparator 1 is driven High.
   Therefore S = 1, R = 0 and this sets the flip-flop. Q = 1.
   The circuit returns to its stable state, output is logic ‘0’.
    IT2001PA Engineering Essentials (2/2)                                  10

More Related Content

What's hot

555 astable powerpoint
555 astable powerpoint555 astable powerpoint
555 astable powerpoint
JAC1994
 

What's hot (20)

Sequential cmos logic circuits
Sequential cmos logic circuitsSequential cmos logic circuits
Sequential cmos logic circuits
 
555 timer tutorial
555 timer tutorial555 timer tutorial
555 timer tutorial
 
Flip flo ps
Flip flo psFlip flo ps
Flip flo ps
 
Ecl
EclEcl
Ecl
 
Transistor Transistor Logic
Transistor Transistor LogicTransistor Transistor Logic
Transistor Transistor Logic
 
TTL classification and TTL XOR Gate
TTL classification and TTL XOR GateTTL classification and TTL XOR Gate
TTL classification and TTL XOR Gate
 
555 Timer (detailed presentation)
555 Timer (detailed presentation)555 Timer (detailed presentation)
555 Timer (detailed presentation)
 
IC 555 timer and its applications
IC 555 timer and its applications IC 555 timer and its applications
IC 555 timer and its applications
 
Logic families ppt eceb srp
Logic families ppt eceb srpLogic families ppt eceb srp
Logic families ppt eceb srp
 
555 astable powerpoint
555 astable powerpoint555 astable powerpoint
555 astable powerpoint
 
555 Timer integrated circuit and its applications
555 Timer integrated circuit and its applications555 Timer integrated circuit and its applications
555 Timer integrated circuit and its applications
 
jiby
jibyjiby
jiby
 
Comparison of logic families using nand gate
Comparison of logic families using nand gateComparison of logic families using nand gate
Comparison of logic families using nand gate
 
555 TIMER IC & its APPLICATION
555 TIMER IC & its APPLICATION555 TIMER IC & its APPLICATION
555 TIMER IC & its APPLICATION
 
555 timer ppt by vishnu
555 timer ppt by vishnu555 timer ppt by vishnu
555 timer ppt by vishnu
 
Timer 555
Timer 555Timer 555
Timer 555
 
Multivibrators
MultivibratorsMultivibrators
Multivibrators
 
Astable multivibrator
Astable multivibratorAstable multivibrator
Astable multivibrator
 
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCKINTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
INTERRUPT DRIVEN MULTIPLEXED 7 SEGMENT DIGITAL CLOCK
 
logic family
logic familylogic family
logic family
 

Viewers also liked

AISWARYATV 3rd sem seminar
 AISWARYATV 3rd sem seminar AISWARYATV 3rd sem seminar
AISWARYATV 3rd sem seminar
AISWARYA TV
 
Ic 555
Ic 555Ic 555

Viewers also liked (8)

555 and 556 timer circuits
555 and 556 timer circuits555 and 556 timer circuits
555 and 556 timer circuits
 
AISWARYATV 3rd sem seminar
 AISWARYATV 3rd sem seminar AISWARYATV 3rd sem seminar
AISWARYATV 3rd sem seminar
 
Cd4047
Cd4047Cd4047
Cd4047
 
Ec 2-simulation-lab
Ec 2-simulation-labEc 2-simulation-lab
Ec 2-simulation-lab
 
Fermi dirac basic part 1
Fermi dirac basic part 1Fermi dirac basic part 1
Fermi dirac basic part 1
 
Lic lab manual
Lic lab manualLic lab manual
Lic lab manual
 
Modern Physics
Modern PhysicsModern Physics
Modern Physics
 
Ic 555
Ic 555Ic 555
Ic 555
 

Similar to Ee2 chapter17 monstable_operation

SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)
Sarah Krystelle
 
Ee2 chapter16 astable_operation
Ee2 chapter16 astable_operationEe2 chapter16 astable_operation
Ee2 chapter16 astable_operation
CK Yang
 
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)
Sarah Krystelle
 

Similar to Ee2 chapter17 monstable_operation (20)

SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for PULA)
 
SPICE MODEL of TORX179 in SPICE PARK
SPICE MODEL of TORX179 in SPICE PARKSPICE MODEL of TORX179 in SPICE PARK
SPICE MODEL of TORX179 in SPICE PARK
 
SPICE MODEL of uPC4558C in SPICE PARK
SPICE MODEL of uPC4558C in SPICE PARKSPICE MODEL of uPC4558C in SPICE PARK
SPICE MODEL of uPC4558C in SPICE PARK
 
SPICE MODEL of uPC4560G2 in SPICE PARK
SPICE MODEL of uPC4560G2 in SPICE PARKSPICE MODEL of uPC4560G2 in SPICE PARK
SPICE MODEL of uPC4560G2 in SPICE PARK
 
SPICE MODEL of uPC4558G2 in SPICE PARK
SPICE MODEL of uPC4558G2 in SPICE PARKSPICE MODEL of uPC4558G2 in SPICE PARK
SPICE MODEL of uPC4558G2 in SPICE PARK
 
Ee2 chapter16 astable_operation
Ee2 chapter16 astable_operationEe2 chapter16 astable_operation
Ee2 chapter16 astable_operation
 
555 timer
555 timer555 timer
555 timer
 
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)
SIGNAL SPECTRA EXPERIMENT 2 - FINALS (for CAUAN)
 
Lica unit4 ppt
Lica unit4 ppt Lica unit4 ppt
Lica unit4 ppt
 
SPICE MODEL of uPC4560C in SPICE PARK
SPICE MODEL of uPC4560C in SPICE PARKSPICE MODEL of uPC4560C in SPICE PARK
SPICE MODEL of uPC4560C in SPICE PARK
 
St Lm358 N
St Lm358 NSt Lm358 N
St Lm358 N
 
SPICE MODEL of NJM4580E in SPICE PARK
SPICE MODEL of NJM4580E in SPICE PARKSPICE MODEL of NJM4580E in SPICE PARK
SPICE MODEL of NJM4580E in SPICE PARK
 
SPICE MODEL of LM319AH in SPICE PARK
SPICE MODEL of LM319AH in SPICE PARKSPICE MODEL of LM319AH in SPICE PARK
SPICE MODEL of LM319AH in SPICE PARK
 
SPICE MODEL of NJM4560M in SPICE PARK
SPICE MODEL of NJM4560M in SPICE PARKSPICE MODEL of NJM4560M in SPICE PARK
SPICE MODEL of NJM4560M in SPICE PARK
 
SPICE MODEL of LM119H/883 in SPICE PARK
SPICE MODEL of LM119H/883 in SPICE PARKSPICE MODEL of LM119H/883 in SPICE PARK
SPICE MODEL of LM119H/883 in SPICE PARK
 
SPICE MODEL of LM119H in SPICE PARK
SPICE MODEL of LM119H in SPICE PARKSPICE MODEL of LM119H in SPICE PARK
SPICE MODEL of LM119H in SPICE PARK
 
Lab(3042)
Lab(3042)Lab(3042)
Lab(3042)
 
SPICE MODEL of uPC358G2 in SPICE PARK
SPICE MODEL of uPC358G2 in SPICE PARKSPICE MODEL of uPC358G2 in SPICE PARK
SPICE MODEL of uPC358G2 in SPICE PARK
 
SPICE MODEL of NJM4565M in SPICE PARK
SPICE MODEL of NJM4565M in SPICE PARKSPICE MODEL of NJM4565M in SPICE PARK
SPICE MODEL of NJM4565M in SPICE PARK
 
SPICE MODEL of NJM4565 in SPICE PARK
SPICE MODEL of NJM4565 in SPICE PARKSPICE MODEL of NJM4565 in SPICE PARK
SPICE MODEL of NJM4565 in SPICE PARK
 

More from CK Yang

Web topic 27 class test
Web topic 27  class testWeb topic 27  class test
Web topic 27 class test
CK Yang
 
Web topic 33 publish websites
Web topic 33  publish websitesWeb topic 33  publish websites
Web topic 33 publish websites
CK Yang
 
Web topic 31 setup remote site
Web topic 31  setup remote siteWeb topic 31  setup remote site
Web topic 31 setup remote site
CK Yang
 
Web topic 32 validate web contents
Web topic 32  validate web contentsWeb topic 32  validate web contents
Web topic 32 validate web contents
CK Yang
 
Web topic 30 ensure web contents meet
Web topic 30   ensure web contents meetWeb topic 30   ensure web contents meet
Web topic 30 ensure web contents meet
CK Yang
 
Web topic 29 w3 c page validation
Web topic 29  w3 c page validationWeb topic 29  w3 c page validation
Web topic 29 w3 c page validation
CK Yang
 
Web topic 29 w3 c page validation
Web topic 29  w3 c page validationWeb topic 29  w3 c page validation
Web topic 29 w3 c page validation
CK Yang
 
Web topic 28. w3 c standards and guidelines
Web topic 28. w3 c standards and guidelinesWeb topic 28. w3 c standards and guidelines
Web topic 28. w3 c standards and guidelines
CK Yang
 
Web topic 26 browser compatibilty and security
Web topic 26  browser compatibilty and securityWeb topic 26  browser compatibilty and security
Web topic 26 browser compatibilty and security
CK Yang
 
Web topic 25 mobile optimized website
Web topic 25  mobile optimized websiteWeb topic 25  mobile optimized website
Web topic 25 mobile optimized website
CK Yang
 
Web topic 24 usage of web browser
Web topic 24  usage of web browserWeb topic 24  usage of web browser
Web topic 24 usage of web browser
CK Yang
 
Web topic 23 web accessibility
Web topic 23  web accessibilityWeb topic 23  web accessibility
Web topic 23 web accessibility
CK Yang
 
Web topic 22 validation on web forms
Web topic 22  validation on web formsWeb topic 22  validation on web forms
Web topic 22 validation on web forms
CK Yang
 
Web topic 21 pass info via javascript
Web topic 21  pass info via javascriptWeb topic 21  pass info via javascript
Web topic 21 pass info via javascript
CK Yang
 
Web topic 20 2 html forms
Web topic 20 2  html formsWeb topic 20 2  html forms
Web topic 20 2 html forms
CK Yang
 
Web topic 20 1 html forms
Web topic 20 1  html formsWeb topic 20 1  html forms
Web topic 20 1 html forms
CK Yang
 
Web topic 18 conflict resolution in css
Web topic 18  conflict resolution in cssWeb topic 18  conflict resolution in css
Web topic 18 conflict resolution in css
CK Yang
 
Web topic 17 font family in css
Web topic 17  font family in cssWeb topic 17  font family in css
Web topic 17 font family in css
CK Yang
 
Web topic 16 css workflow
Web topic 16  css workflowWeb topic 16  css workflow
Web topic 16 css workflow
CK Yang
 
Web topic 15 2 basic css layout
Web topic 15 2  basic css layoutWeb topic 15 2  basic css layout
Web topic 15 2 basic css layout
CK Yang
 

More from CK Yang (20)

Web topic 27 class test
Web topic 27  class testWeb topic 27  class test
Web topic 27 class test
 
Web topic 33 publish websites
Web topic 33  publish websitesWeb topic 33  publish websites
Web topic 33 publish websites
 
Web topic 31 setup remote site
Web topic 31  setup remote siteWeb topic 31  setup remote site
Web topic 31 setup remote site
 
Web topic 32 validate web contents
Web topic 32  validate web contentsWeb topic 32  validate web contents
Web topic 32 validate web contents
 
Web topic 30 ensure web contents meet
Web topic 30   ensure web contents meetWeb topic 30   ensure web contents meet
Web topic 30 ensure web contents meet
 
Web topic 29 w3 c page validation
Web topic 29  w3 c page validationWeb topic 29  w3 c page validation
Web topic 29 w3 c page validation
 
Web topic 29 w3 c page validation
Web topic 29  w3 c page validationWeb topic 29  w3 c page validation
Web topic 29 w3 c page validation
 
Web topic 28. w3 c standards and guidelines
Web topic 28. w3 c standards and guidelinesWeb topic 28. w3 c standards and guidelines
Web topic 28. w3 c standards and guidelines
 
Web topic 26 browser compatibilty and security
Web topic 26  browser compatibilty and securityWeb topic 26  browser compatibilty and security
Web topic 26 browser compatibilty and security
 
Web topic 25 mobile optimized website
Web topic 25  mobile optimized websiteWeb topic 25  mobile optimized website
Web topic 25 mobile optimized website
 
Web topic 24 usage of web browser
Web topic 24  usage of web browserWeb topic 24  usage of web browser
Web topic 24 usage of web browser
 
Web topic 23 web accessibility
Web topic 23  web accessibilityWeb topic 23  web accessibility
Web topic 23 web accessibility
 
Web topic 22 validation on web forms
Web topic 22  validation on web formsWeb topic 22  validation on web forms
Web topic 22 validation on web forms
 
Web topic 21 pass info via javascript
Web topic 21  pass info via javascriptWeb topic 21  pass info via javascript
Web topic 21 pass info via javascript
 
Web topic 20 2 html forms
Web topic 20 2  html formsWeb topic 20 2  html forms
Web topic 20 2 html forms
 
Web topic 20 1 html forms
Web topic 20 1  html formsWeb topic 20 1  html forms
Web topic 20 1 html forms
 
Web topic 18 conflict resolution in css
Web topic 18  conflict resolution in cssWeb topic 18  conflict resolution in css
Web topic 18 conflict resolution in css
 
Web topic 17 font family in css
Web topic 17  font family in cssWeb topic 17  font family in css
Web topic 17 font family in css
 
Web topic 16 css workflow
Web topic 16  css workflowWeb topic 16  css workflow
Web topic 16 css workflow
 
Web topic 15 2 basic css layout
Web topic 15 2  basic css layoutWeb topic 15 2  basic css layout
Web topic 15 2 basic css layout
 

Ee2 chapter17 monstable_operation

  • 1. IT2001PA Engineering Essentials (2/2) Chapter 17 - Monostable Operation of the 555 IC Timer Lecturer Name lecturer_email@ite.edu.sg Nov 20, 2012 Contact Number
  • 2. Chapter 17 - Monostable Operation of the 555 IC Timer Lesson Objectives Upon completion of this topic, you should be able to:  Students should be able to describe and verify the circuit operation and applications of a monostable multivibrator.  Calculate the pulse width of a monostable multivibrator circuit. IT2001PA Engineering Essentials (2/2) 2
  • 3. Chapter 17 - Monostable Operation of the 555 IC Timer Specific Objectives Students should be able to :  Draw the circuit of a monostable multivibrator using IC 555.  Explain the operation of the monostable multivibrator.  State the applications of monostable multivibrator. IT2001PA Engineering Essentials (2/2)
  • 4. Chapter 17 - Monostable Operation of the 555 IC Timer Monostable Multivibrator  It is also known as one-shot multivibrator.  Is stable in only one of two voltage levels.  When a trigger is received it switches to the other state for a period of time (t ) and then returns to the stable state.  Application as a timer. Input Circuit Output Monostable Multivibrator t IT2001PA Engineering Essentials (2/2) 4
  • 5. Chapter 17 - Monostable Operation of the 555 IC Timer 555 as Monostable Multivibrator +V Trigger input R Vcc 8 Output 1 Vcc 7 3 3 C 6 555 Vo tp Vcc Output Trigger 5 Vout input 2 1 0.01µF 0 t t = 1.1RC Duration of output pulse at HIGH state, t = 1.1 RC IT2001PA Engineering Essentials (2/2) 5
  • 6. Chapter 17 - Monostable Operation of the 555 IC Timer Example : To calculate the duration of the quasi-stable state of the monostable multivibrator. Given that C = 0.001µf and R = 10KΩ. Solution : Input Circuit Output Monostable Multivibrator t T = 1.1 RC = 1.1(10 KΩ x 0.001µf ) = 1.1(10 x 103Ω ) ( 0.001 x 10-6f ) = 0.000 011s = 11µs IT2001PA Engineering Essentials (2/2) 6
  • 7. Chapter 17 - Monostable Operation of the 555 IC Timer Internal Circuitry of a 555 in the Monostable Mode Vcc R C OUTPUT 1 + 3 _ 1 S Q 0 2 3 INPUT 1 3 1 + Vcc 2 R 0 2 _ Vcc When power is applied initially Comparator 2 output is driven Low by positive High at the trigger input. Comparator 1 output is driven High by the voltage charged across the external capacitor. S = 1 , R = 0, Q = 1 and output is Low. IT2001PA Engineering Essentials (2/2) 7
  • 8. Chapter 17 - Monostable Operation of the 555 IC Timer Vcc R C OUTPUT 1 + _ 1 S Q 0 2 3 INPUT 1 3 + 1 Vcc 2 R 0 2 _ When the transistor is ON Vcc This set the flip-flop, Q=1 and the transistor is ON. The capacitor then discharges to the ground through the transistor and causes the output of comparator 1 to go Low. The flip-flop will now remain set because both inputs are Low (unchanged state). •The output will remain at this stable state until a Low trigger inputs is received. IT2001PA Engineering Essentials (2/2) 8
  • 9. Chapter 17 - Monostable Operation of the 555 IC Timer Vcc R C OUTPUT 1 + 3 _ 1 S Q 0 2 3 INPUT 1 3 1 Vcc + 0 2 _ 2 R Vcc When a Low trigger input is applied at pin 2 Inverting input of comparator 2 from pin 2 will go Low. This is lower than the non inverting input which is 1/3Vcc. The output of comparator 2 is driven High. S = 0, R = 1, Q = 0, and it turns OFF the transistor. The circuit is now in its unstable state, output is logic ‘1’. IT2001PA Engineering Essentials (2/2) 9
  • 10. Chapter 17 - Monostable Operation of the 555 IC Timer Vcc R C OUTPUT 1 + 3 _ 1 S Q 0 2 3 INPUT 1 3 1 + 0 2 Vcc _ 2 R Vcc When the transistor is OFF Input has returned to High, Logic “1” . The external capacitor will charge through resistor R. When the voltage across the capacitor exceeds 2/3Vcc, the output of comparator 1 is driven High. Therefore S = 1, R = 0 and this sets the flip-flop. Q = 1. The circuit returns to its stable state, output is logic ‘0’. IT2001PA Engineering Essentials (2/2) 10