Be the first to like this
This paper presents a systematic approach to the complex problem of high confidence performance
assurance of high performance architectures based on methods used over several generations of industrial
microprocessors. A taxonomy is presented for performance assurance through three key stages of a product
life cycle-high level performance, RTL performance, and silicon performance. The proposed taxonomy
includes two components-independent performance assurance space for each stage and a correlation
performance assurance space between stages.