seminar presented on an IEEE topic "Vlsi implimentation of a cost efficient near-lossless cfa image compression for wireless capsule endoscopy" as part of academic purpose.
The implementation of the improved omp for aic reconstruction based on parall...Nxfee Innovation
This document presents a hardware implementation of an improved orthogonal matching pursuit (OMP) algorithm for signal reconstruction in analog-to-information converters based on compressive sensing. The proposed architecture reduces computational complexity and the number of iterations compared to the original OMP algorithm. It achieves a higher recovery signal-to-noise ratio of 31.04 dB. The design includes parallel complex multiplication, matrix inversion using the Goldschmidt algorithm, and signal estimation units. Implementation on a Xilinx Virtex6 FPGA shows the architecture uses a few percentage of resources at 135.4 MHz with a reconstruction time of 170 μs, faster than existing designs.
DESIGN AND IMPLEMENTATION OF AN IMPROVED CARRY INCREMENT ADDERVLSICS Design
A complex digital circuit comprises of adder as a basic unit. The performance of the circuit depends on the design of this basic adder unit. The speed of operation of a circuit is one of the important performance criteria of many digital circuits which ultimately depends on the delay of the basic adder unit. Many research works have been devoted in improving the delay of the adder circuit. In this paper we have
proposed an improved carry increment adder (CIA) that improves the delay performance of the circuit. The improvement is achieved by incorporating carry look adder (CLA) in the design of CIA contrary to the previous design of CIA that employs ripple carry adder (RCA). A simulation study is carried out for comparative analysis. The coding is done in Verilog hardware description language (HDL) and the simulation is carried out in Xilinx ISE 13.1 environment.
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder Sravankumar Samboju
The document proposes a novel error-tolerant adder (ETA) that can improve power consumption and speed over conventional adders by relaxing accuracy requirements. The ETA has two parts - an accurate part that uses a conventional adder, and an inaccurate part with a carry-free addition block and control block. The ETA was shown to outperform ripple carry adders, carry lookahead adders, carry select adders, and carry skip adders in terms of power and speed. Potential applications of the ETA include digital signal processing workloads where high accuracy is not required, such as image and speech processing on mobile devices.
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...IAEME Publication
CPUs in general-purpose personal computers, such as desktops and laptops, dissipate significantly more power in the order of few watts because of their higher complexity and speed. ALU is a fundamental building block of CPU. It does all process related to arithmetic and logic operations. As the operations become more complex, the ALU become more complex, more expensive, takes up more space in the CPU and contributes more power dissipation within the CPU. Hence power consumption of ALU is a major issue in the designing of CPU.
Oak Ridge National Labs - Automotive / Electric Vehicle CapabilitiesForth
The document provides an overview of ORNL's automotive research capabilities across several areas:
1) It describes ORNL's research programs in electrification, efficient vehicles, alternative fuels, intelligent systems and new transportation technologies and processes.
2) Several key facilities are highlighted including a power electronics lab, vehicle systems integration lab, battery manufacturing facility, and manufacturing demonstration facility.
3) Specific projects involving neutron imaging of diesel particulate filters, high performance computing simulations, and development of a planar bond all power module and flux coupling motor without permanent magnets are summarized.
This document describes the design of an instrumented wheelchair wheel called a propulsiometer that measures forces during wheelchair propulsion. The propulsiometer consists of a data acquisition system, load cell, wireless transmitter, battery, and other components. It has 6 analog channels, 4 digital channels, and can sample at over 200 Hz while consuming around 5 watts of power. The design meets about 85% of requirements and successfully transfers data from the load cell and encoder to a computer. The goal is to further develop this affordable device to help assess wheelchair propulsion and reduce overuse injuries.
This document proposes a design method for efficient parallel processing in 3D standard-chip stacking systems using a standard bus. It presents a model for mapping parallel algorithms to a 3D-SCSS and describes a design flow. As an example, it maps the scale pyramid generation process of an image recognition algorithm across multiple processor chips in the 3D-SCSS. Analysis shows the independent resize approach reduces data transfer compared to iterative resize, though it requires synchronization. Estimated power consumption is a minimum of 691.2μW for data transfer at 10 frames per second.
Design and Implementation of Different types of Carry skip adderIRJET Journal
The document describes the design and implementation of different types of carry skip adders. It begins with an introduction to carry skip adders and their advantages over other adder types in terms of speed, area usage, and transistor count. It then reviews existing carry skip adder designs and their limitations. A new design called the Common Boolean Logic (CBL) carry skip adder is proposed that aims to reduce area and power consumption by eliminating redundant adder cells through shared logic. Simulation results show that an 8-bit CBL carry skip adder has 64.6% lower power and 18.7% smaller area than a conventional carry skip adder. In conclusion, the CBL carry skip adder achieves improved performance and efficiency.
The implementation of the improved omp for aic reconstruction based on parall...Nxfee Innovation
This document presents a hardware implementation of an improved orthogonal matching pursuit (OMP) algorithm for signal reconstruction in analog-to-information converters based on compressive sensing. The proposed architecture reduces computational complexity and the number of iterations compared to the original OMP algorithm. It achieves a higher recovery signal-to-noise ratio of 31.04 dB. The design includes parallel complex multiplication, matrix inversion using the Goldschmidt algorithm, and signal estimation units. Implementation on a Xilinx Virtex6 FPGA shows the architecture uses a few percentage of resources at 135.4 MHz with a reconstruction time of 170 μs, faster than existing designs.
DESIGN AND IMPLEMENTATION OF AN IMPROVED CARRY INCREMENT ADDERVLSICS Design
A complex digital circuit comprises of adder as a basic unit. The performance of the circuit depends on the design of this basic adder unit. The speed of operation of a circuit is one of the important performance criteria of many digital circuits which ultimately depends on the delay of the basic adder unit. Many research works have been devoted in improving the delay of the adder circuit. In this paper we have
proposed an improved carry increment adder (CIA) that improves the delay performance of the circuit. The improvement is achieved by incorporating carry look adder (CLA) in the design of CIA contrary to the previous design of CIA that employs ripple carry adder (RCA). A simulation study is carried out for comparative analysis. The coding is done in Verilog hardware description language (HDL) and the simulation is carried out in Xilinx ISE 13.1 environment.
Design of Low-Power High-Speed Truncation-Error-Tolerant Adder Sravankumar Samboju
The document proposes a novel error-tolerant adder (ETA) that can improve power consumption and speed over conventional adders by relaxing accuracy requirements. The ETA has two parts - an accurate part that uses a conventional adder, and an inaccurate part with a carry-free addition block and control block. The ETA was shown to outperform ripple carry adders, carry lookahead adders, carry select adders, and carry skip adders in terms of power and speed. Potential applications of the ETA include digital signal processing workloads where high accuracy is not required, such as image and speech processing on mobile devices.
DESIGN AND IMPLEMENTATION OF LOW POWER ALU USING CLOCK GATING AND CARRY SELEC...IAEME Publication
CPUs in general-purpose personal computers, such as desktops and laptops, dissipate significantly more power in the order of few watts because of their higher complexity and speed. ALU is a fundamental building block of CPU. It does all process related to arithmetic and logic operations. As the operations become more complex, the ALU become more complex, more expensive, takes up more space in the CPU and contributes more power dissipation within the CPU. Hence power consumption of ALU is a major issue in the designing of CPU.
Oak Ridge National Labs - Automotive / Electric Vehicle CapabilitiesForth
The document provides an overview of ORNL's automotive research capabilities across several areas:
1) It describes ORNL's research programs in electrification, efficient vehicles, alternative fuels, intelligent systems and new transportation technologies and processes.
2) Several key facilities are highlighted including a power electronics lab, vehicle systems integration lab, battery manufacturing facility, and manufacturing demonstration facility.
3) Specific projects involving neutron imaging of diesel particulate filters, high performance computing simulations, and development of a planar bond all power module and flux coupling motor without permanent magnets are summarized.
This document describes the design of an instrumented wheelchair wheel called a propulsiometer that measures forces during wheelchair propulsion. The propulsiometer consists of a data acquisition system, load cell, wireless transmitter, battery, and other components. It has 6 analog channels, 4 digital channels, and can sample at over 200 Hz while consuming around 5 watts of power. The design meets about 85% of requirements and successfully transfers data from the load cell and encoder to a computer. The goal is to further develop this affordable device to help assess wheelchair propulsion and reduce overuse injuries.
This document proposes a design method for efficient parallel processing in 3D standard-chip stacking systems using a standard bus. It presents a model for mapping parallel algorithms to a 3D-SCSS and describes a design flow. As an example, it maps the scale pyramid generation process of an image recognition algorithm across multiple processor chips in the 3D-SCSS. Analysis shows the independent resize approach reduces data transfer compared to iterative resize, though it requires synchronization. Estimated power consumption is a minimum of 691.2μW for data transfer at 10 frames per second.
Design and Implementation of Different types of Carry skip adderIRJET Journal
The document describes the design and implementation of different types of carry skip adders. It begins with an introduction to carry skip adders and their advantages over other adder types in terms of speed, area usage, and transistor count. It then reviews existing carry skip adder designs and their limitations. A new design called the Common Boolean Logic (CBL) carry skip adder is proposed that aims to reduce area and power consumption by eliminating redundant adder cells through shared logic. Simulation results show that an 8-bit CBL carry skip adder has 64.6% lower power and 18.7% smaller area than a conventional carry skip adder. In conclusion, the CBL carry skip adder achieves improved performance and efficiency.
IRJET- A New High Speed Wide Fan in Carry Look Ahead Adder Design using M...IRJET Journal
The document presents a new design for a 64-bit carry look ahead adder using a Manchester carry chain. It proposes implementing an 8-bit adder block using multi-output domino CMOS logic, and using two independent 4-bit carry chains within this block to compute the even and odd carries in parallel. This improves speed over standard 4-bit Manchester carry chain designs. Simulation results showed the proposed design provides up to a 12.28% improvement in carry propagation delay for an 8-bit adder compared to a conventional design, though it has around 50% higher area. The 64-bit carry look ahead adder was implemented using the proposed 8-bit block in 22nm technology with a supply voltage of 0
This document describes an automatic object sorting system that uses image processing and a conveyor belt. The system uses a camera to capture images of objects on the belt and detects the color and shape of each object using MATLAB image processing algorithms. It then sends signals to a microcontroller to control the conveyor belt and sort the objects by moving colored objects to the left or right sides and shaped objects to the left or right based on predetermined criteria. The system is intended to automate sorting in industries to reduce costs and improve efficiency compared to manual sorting.
This document describes the design and implementation of a 12-bit cyclic analog-to-digital converter (ADC) for use in column-parallel readout of CMOS image sensors. It examines various architectures for the multiplying digital-to-analog converter (MDAC) and comparator components. A single-ended MDAC architecture is chosen to minimize area, and techniques like return-to-zero coding and digital correlated double sampling are used to reduce the impact of noise. Three comparator architectures - static latched, class AB, and dynamic - are explored. The dynamic implementation provides the best power efficiency but has a limited output voltage range.
Fast block motion estimation with 8 bit partial sums using SIMD architectureahmad abdelhafeez
This document proposes algorithms for fast block motion estimation using 8-bit partial sums that can take advantage of SIMD architectures. It introduces 8-bit partial sums that summarize blocks of luminance values, allowing partial differences to be computed with a single SIMD instruction. A scheme is presented using these sums to accelerate full-search and other algorithms. It further develops this into a multi-level approach using partial sum pyramids. The techniques aim to improve accuracy of fast algorithms without increasing complexity, enabling real-time video coding.
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption. It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors. In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay. First one is Transmission Gate (TG) technique and second one is GDI Technique. This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC. The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool. LTspiceXVII is used as simulator to carry out the simulation work.
Implementation of Carry Skip Adder using PTLIRJET Journal
The document proposes a design and implementation of a carry skip adder using pass transistor logic to improve performance over a conventional carry skip adder. It describes the structures of a conventional carry skip adder and the proposed pass transistor logic carry skip adder. Simulation results show that the proposed design reduces the number of transistors, area, delay, and average power compared to the conventional carry skip adder.
In this slidecast, Brian Welch from Luxtera presents: Silicon Photonics for HPC Interconnects. Luxtera is the first company to overcome the complex technical obstacles involved with integrating high performance optics directly with silicon electronics on a mainstream CMOS chip, bringing direct “fiber to the chip” connectivity to market.
Design and Implementation of JPEG CODEC using NoCIRJET Journal
This document describes the design and implementation of a JPEG codec using a Network-on-Chip (NoC) structure. It aims to speed up the image transfer process and provide shorter processing times. The key steps are:
1. The JPEG encoding process includes color space conversion, downsampling, block division, discrete cosine transform, quantization, and entropy coding to compress the image.
2. A NoC is used to transmit the compressed image data packets across the chip to reduce latency during transfer.
3. The JPEG decoding process reverses the encoding steps through entropy decoding, dequantization, inverse discrete cosine transform, and image reconstruction to decompress the image for viewing.
Aney Nagesh Khatavkar is seeking an internship in VLSI design starting summer 2017. He is currently pursuing a Master's degree in Electrical Engineering with a focus on VLSI from the University of Minnesota. He has experience with various EDA tools like Cadence, Synopsys, and Mentor Graphics. Some of his academic projects include designing a 128kb SRAM array in 45nm technology and implementing a 16-bit Brent Kung adder using Cadence Virtuoso. He has also worked on improving cache replacement efficiency using SHiP and verifying an UART to bus IP core using SystemVerilog and UVM.
Aney Nagesh Khatavkar is seeking an internship in VLSI design starting summer 2017. He is currently pursuing a Master's degree in Electrical Engineering with a focus on VLSI from the University of Minnesota. He has experience with various EDA tools like Cadence, Synopsys, and Mentor Graphics. Some of his academic projects include designing a 128kb SRAM array in 45nm technology and implementing a 16-bit Brent Kung adder using Cadence Virtuoso. He has also worked on improving cache replacement efficiency using SHiP and verifying an UART to bus IP core using SystemVerilog and UVM.
- Kanteti Amar is a semiconductor professional with over 1 year of experience in analog and mixed-signal design. He has worked on projects such as bandgaps, power-on resets, and time-interleaved flash ADCs using technologies like 28nm, 40nm, and 65nm CMOS.
- He has a M.Tech from IIT Bombay and a B.Tech from GITAM University. He has experience with design tools like Cadence, Verilog, and MATLAB.
- His experience includes designing low-power bandgap references and power-on resets in 40nm technology and a low-noise bandgap reference in 65nm technology.
The document describes research by the PMaC Lab to develop performance prediction models for hardware accelerators like FPGAs and GPUs. The lab aims to understand factors that affect runtime and energy performance of HPC applications. Researchers characterized common computational patterns ("idioms") on the accelerators and CPUs. They used these characterizations to build prediction models and validate the models on real applications, achieving predictions within 18% error. A hypothetical study projected speedups of up to 20% for two HPC applications if run on a system with GPUs and FPGAs in addition to CPUs.
Implementation of Structural Health Monitoring System for live monitoring of ...Rajesh Prasad
This document discusses the implementation of a structural health monitoring system for a cable-stayed bridge in Barddhaman, India. The monitoring system measures forces on six critical bridge cables using electromagnetic sensors. It provides real-time data on cable forces and temperatures. The system was load tested and found to accurately monitor cable forces. It will allow engineers to safely monitor the bridge's structural integrity over its lifespan.
Review on optimized area,delay and power efficient carry select adder using n...IRJET Journal
This document discusses optimized area, delay, and power efficient carry select adders using NAND gates. Carry select adders are commonly used fast adders but require more area due to using two ripple carry adders and a multiplexer. The proposed design aims to significantly reduce area, power, and redundant logic in carry select adders by developing a new logic formulation technique using only NAND gates. NAND gates have advantages including lower delay than NOR gates, easier fabrication, and better power performance. The design aims to optimize area, delay, and power over conventional carry select adder designs.
This document analyzes and compares various adder architectures using Verilog. The objectives are to evaluate adder performance in terms of size, delay, and power consumption. Adders to be compared include ripple carry, carry lookahead, carry skip, carry select, and carry save adders. The methodology involves designing adders in Verilog, synthesizing in Xilinx, and analyzing simulation results to compare metrics like speed, area usage, and power consumption. Comparative analysis provides insights into adder tradeoffs and implications for applications like ALU design, embedded systems, signal processing, and more.
Design and Implementation of an Efficient Carry Skip AdderIRJET Journal
1) The document describes a design for an efficient 32-bit carry skip adder to achieve high speed and low area consumption.
2) It proposes using a Knowles adder in the middle stage and an optimized ripple carry adder instead of a Brent-Kung adder and normal RCA to improve speed and reduce area.
3) Simulation results show the proposed hybrid carry skip adder has a 38% reduced delay compared to a conventional carry skip adder and 16% reduced delay compared to a previous hybrid design. It is coded in Verilog and tested on a Xilinx FPGA.
CPqD at Optical Communication Ecosystem - Last/Next 10 years and R&D&I opport...CPqD
The document discusses opportunities in optical communications research and development over the next 10 years at CPqD. It outlines CPqD's history in optical communications R&D from 1976 to the present. It then discusses technological developments over the last 10 years, including transmission rates, coherent DSP algorithms, and WDM systems. Finally, it proposes a roadmap for the next 10 years focusing on hardware, algorithms, networks, silicon photonics, and integrated photonics opportunities. Areas of focus include fiber technologies, amplifiers, spatial division multiplexing, coherent transceivers, DSP, modulation formats, network optimization, and packaging.
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...IRJET Journal
This document reviews the design of an efficient 32-bit carry select adder using a Brent Kung adder. It begins by discussing how the structure of an adder affects its speed. Brent Kung adders are considered one of the fastest structures as they use a logarithmic concept. The paper then proposes a design for a high-performance, low-power 32-bit carry select adder implemented using a Brent Kung adder. It analyzes the power and delay of this design compared to other adder architectures. Results show the modified 32-bit carry select adder design performs better in terms of lower power and delay.
This document provides an overview of a project that implemented image filtering using VHDL on an FPGA board. It discusses designing filters like average, Sobel, Gaussian, and Laplacian filters. Cache memory and a processing unit were developed to hold pixel values and apply filter kernels. Different methods for multiplication in the convolution process were evaluated. Results showed the output images after applying each filter both in software and on the FPGA board. In conclusion, FPGAs provide reconfigurable, accelerated processing for image applications like filtering compared to general purpose computers.
NREL is a national laboratory operated by the Alliance for Sustainable Energy, LLC for the US Department of Energy. The System Advisor Model (SAM) combines detailed performance and financial models to estimate the cost of energy for renewable energy systems. Recent updates to SAM include models for PV-coupled battery storage, lifetime simulations of PV systems, 3D modeling of diffuse shading losses, and a module model using IEC test data. Planned updates include options for measured irradiance data, automatic battery dispatch strategies, and modeling of nonlinear shading losses.
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsVictor Morales
K8sGPT is a tool that analyzes and diagnoses Kubernetes clusters. This presentation was used to share the requirements and dependencies to deploy K8sGPT in a local environment.
More Related Content
Similar to Vlsi implimentation of a cost efficient near-lossless cfa image compression for wireless capsule endoscopy
IRJET- A New High Speed Wide Fan in Carry Look Ahead Adder Design using M...IRJET Journal
The document presents a new design for a 64-bit carry look ahead adder using a Manchester carry chain. It proposes implementing an 8-bit adder block using multi-output domino CMOS logic, and using two independent 4-bit carry chains within this block to compute the even and odd carries in parallel. This improves speed over standard 4-bit Manchester carry chain designs. Simulation results showed the proposed design provides up to a 12.28% improvement in carry propagation delay for an 8-bit adder compared to a conventional design, though it has around 50% higher area. The 64-bit carry look ahead adder was implemented using the proposed 8-bit block in 22nm technology with a supply voltage of 0
This document describes an automatic object sorting system that uses image processing and a conveyor belt. The system uses a camera to capture images of objects on the belt and detects the color and shape of each object using MATLAB image processing algorithms. It then sends signals to a microcontroller to control the conveyor belt and sort the objects by moving colored objects to the left or right sides and shaped objects to the left or right based on predetermined criteria. The system is intended to automate sorting in industries to reduce costs and improve efficiency compared to manual sorting.
This document describes the design and implementation of a 12-bit cyclic analog-to-digital converter (ADC) for use in column-parallel readout of CMOS image sensors. It examines various architectures for the multiplying digital-to-analog converter (MDAC) and comparator components. A single-ended MDAC architecture is chosen to minimize area, and techniques like return-to-zero coding and digital correlated double sampling are used to reduce the impact of noise. Three comparator architectures - static latched, class AB, and dynamic - are explored. The dynamic implementation provides the best power efficiency but has a limited output voltage range.
Fast block motion estimation with 8 bit partial sums using SIMD architectureahmad abdelhafeez
This document proposes algorithms for fast block motion estimation using 8-bit partial sums that can take advantage of SIMD architectures. It introduces 8-bit partial sums that summarize blocks of luminance values, allowing partial differences to be computed with a single SIMD instruction. A scheme is presented using these sums to accelerate full-search and other algorithms. It further develops this into a multi-level approach using partial sum pyramids. The techniques aim to improve accuracy of fast algorithms without increasing complexity, enabling real-time video coding.
IC Layout Design of 4-bit Magnitude Comparator using Electric VLSI Design SystemIOSRJVSP
There is need to develop various new design techniques in order to fulfil the demand of increased speed, reduced area for compactness and reduced power consumption. It is considered that improved other performance specifications such as less delay, high noise immunity and suitable ambient temperature conditions are the prime factors. In this paper two different techniques are used for designing a 4-bit Magnitude Comparator(MC) and then a comparison is made about area and average delay. First one is Transmission Gate (TG) technique and second one is GDI Technique. This paper describes the design of an Integrated Circuit (IC) layout for a 4-bit MC. The layout was designed by use of an open source software namely Electric VLSI Design System which is Electronic Design Automation (EDA) tool. LTspiceXVII is used as simulator to carry out the simulation work.
Implementation of Carry Skip Adder using PTLIRJET Journal
The document proposes a design and implementation of a carry skip adder using pass transistor logic to improve performance over a conventional carry skip adder. It describes the structures of a conventional carry skip adder and the proposed pass transistor logic carry skip adder. Simulation results show that the proposed design reduces the number of transistors, area, delay, and average power compared to the conventional carry skip adder.
In this slidecast, Brian Welch from Luxtera presents: Silicon Photonics for HPC Interconnects. Luxtera is the first company to overcome the complex technical obstacles involved with integrating high performance optics directly with silicon electronics on a mainstream CMOS chip, bringing direct “fiber to the chip” connectivity to market.
Design and Implementation of JPEG CODEC using NoCIRJET Journal
This document describes the design and implementation of a JPEG codec using a Network-on-Chip (NoC) structure. It aims to speed up the image transfer process and provide shorter processing times. The key steps are:
1. The JPEG encoding process includes color space conversion, downsampling, block division, discrete cosine transform, quantization, and entropy coding to compress the image.
2. A NoC is used to transmit the compressed image data packets across the chip to reduce latency during transfer.
3. The JPEG decoding process reverses the encoding steps through entropy decoding, dequantization, inverse discrete cosine transform, and image reconstruction to decompress the image for viewing.
Aney Nagesh Khatavkar is seeking an internship in VLSI design starting summer 2017. He is currently pursuing a Master's degree in Electrical Engineering with a focus on VLSI from the University of Minnesota. He has experience with various EDA tools like Cadence, Synopsys, and Mentor Graphics. Some of his academic projects include designing a 128kb SRAM array in 45nm technology and implementing a 16-bit Brent Kung adder using Cadence Virtuoso. He has also worked on improving cache replacement efficiency using SHiP and verifying an UART to bus IP core using SystemVerilog and UVM.
Aney Nagesh Khatavkar is seeking an internship in VLSI design starting summer 2017. He is currently pursuing a Master's degree in Electrical Engineering with a focus on VLSI from the University of Minnesota. He has experience with various EDA tools like Cadence, Synopsys, and Mentor Graphics. Some of his academic projects include designing a 128kb SRAM array in 45nm technology and implementing a 16-bit Brent Kung adder using Cadence Virtuoso. He has also worked on improving cache replacement efficiency using SHiP and verifying an UART to bus IP core using SystemVerilog and UVM.
- Kanteti Amar is a semiconductor professional with over 1 year of experience in analog and mixed-signal design. He has worked on projects such as bandgaps, power-on resets, and time-interleaved flash ADCs using technologies like 28nm, 40nm, and 65nm CMOS.
- He has a M.Tech from IIT Bombay and a B.Tech from GITAM University. He has experience with design tools like Cadence, Verilog, and MATLAB.
- His experience includes designing low-power bandgap references and power-on resets in 40nm technology and a low-noise bandgap reference in 65nm technology.
The document describes research by the PMaC Lab to develop performance prediction models for hardware accelerators like FPGAs and GPUs. The lab aims to understand factors that affect runtime and energy performance of HPC applications. Researchers characterized common computational patterns ("idioms") on the accelerators and CPUs. They used these characterizations to build prediction models and validate the models on real applications, achieving predictions within 18% error. A hypothetical study projected speedups of up to 20% for two HPC applications if run on a system with GPUs and FPGAs in addition to CPUs.
Implementation of Structural Health Monitoring System for live monitoring of ...Rajesh Prasad
This document discusses the implementation of a structural health monitoring system for a cable-stayed bridge in Barddhaman, India. The monitoring system measures forces on six critical bridge cables using electromagnetic sensors. It provides real-time data on cable forces and temperatures. The system was load tested and found to accurately monitor cable forces. It will allow engineers to safely monitor the bridge's structural integrity over its lifespan.
Review on optimized area,delay and power efficient carry select adder using n...IRJET Journal
This document discusses optimized area, delay, and power efficient carry select adders using NAND gates. Carry select adders are commonly used fast adders but require more area due to using two ripple carry adders and a multiplexer. The proposed design aims to significantly reduce area, power, and redundant logic in carry select adders by developing a new logic formulation technique using only NAND gates. NAND gates have advantages including lower delay than NOR gates, easier fabrication, and better power performance. The design aims to optimize area, delay, and power over conventional carry select adder designs.
This document analyzes and compares various adder architectures using Verilog. The objectives are to evaluate adder performance in terms of size, delay, and power consumption. Adders to be compared include ripple carry, carry lookahead, carry skip, carry select, and carry save adders. The methodology involves designing adders in Verilog, synthesizing in Xilinx, and analyzing simulation results to compare metrics like speed, area usage, and power consumption. Comparative analysis provides insights into adder tradeoffs and implications for applications like ALU design, embedded systems, signal processing, and more.
Design and Implementation of an Efficient Carry Skip AdderIRJET Journal
1) The document describes a design for an efficient 32-bit carry skip adder to achieve high speed and low area consumption.
2) It proposes using a Knowles adder in the middle stage and an optimized ripple carry adder instead of a Brent-Kung adder and normal RCA to improve speed and reduce area.
3) Simulation results show the proposed hybrid carry skip adder has a 38% reduced delay compared to a conventional carry skip adder and 16% reduced delay compared to a previous hybrid design. It is coded in Verilog and tested on a Xilinx FPGA.
CPqD at Optical Communication Ecosystem - Last/Next 10 years and R&D&I opport...CPqD
The document discusses opportunities in optical communications research and development over the next 10 years at CPqD. It outlines CPqD's history in optical communications R&D from 1976 to the present. It then discusses technological developments over the last 10 years, including transmission rates, coherent DSP algorithms, and WDM systems. Finally, it proposes a roadmap for the next 10 years focusing on hardware, algorithms, networks, silicon photonics, and integrated photonics opportunities. Areas of focus include fiber technologies, amplifiers, spatial division multiplexing, coherent transceivers, DSP, modulation formats, network optimization, and packaging.
IRJET- A Review: To Design Efficient 32 Bits Carry Select Adder by using ...IRJET Journal
This document reviews the design of an efficient 32-bit carry select adder using a Brent Kung adder. It begins by discussing how the structure of an adder affects its speed. Brent Kung adders are considered one of the fastest structures as they use a logarithmic concept. The paper then proposes a design for a high-performance, low-power 32-bit carry select adder implemented using a Brent Kung adder. It analyzes the power and delay of this design compared to other adder architectures. Results show the modified 32-bit carry select adder design performs better in terms of lower power and delay.
This document provides an overview of a project that implemented image filtering using VHDL on an FPGA board. It discusses designing filters like average, Sobel, Gaussian, and Laplacian filters. Cache memory and a processing unit were developed to hold pixel values and apply filter kernels. Different methods for multiplication in the convolution process were evaluated. Results showed the output images after applying each filter both in software and on the FPGA board. In conclusion, FPGAs provide reconfigurable, accelerated processing for image applications like filtering compared to general purpose computers.
NREL is a national laboratory operated by the Alliance for Sustainable Energy, LLC for the US Department of Energy. The System Advisor Model (SAM) combines detailed performance and financial models to estimate the cost of energy for renewable energy systems. Recent updates to SAM include models for PV-coupled battery storage, lifetime simulations of PV systems, 3D modeling of diffuse shading losses, and a module model using IEC test data. Planned updates include options for measured irradiance data, automatic battery dispatch strategies, and modeling of nonlinear shading losses.
Similar to Vlsi implimentation of a cost efficient near-lossless cfa image compression for wireless capsule endoscopy (20)
KuberTENes Birthday Bash Guadalajara - K8sGPT first impressionsVictor Morales
K8sGPT is a tool that analyzes and diagnoses Kubernetes clusters. This presentation was used to share the requirements and dependencies to deploy K8sGPT in a local environment.
DEEP LEARNING FOR SMART GRID INTRUSION DETECTION: A HYBRID CNN-LSTM-BASED MODELgerogepatton
As digital technology becomes more deeply embedded in power systems, protecting the communication
networks of Smart Grids (SG) has emerged as a critical concern. Distributed Network Protocol 3 (DNP3)
represents a multi-tiered application layer protocol extensively utilized in Supervisory Control and Data
Acquisition (SCADA)-based smart grids to facilitate real-time data gathering and control functionalities.
Robust Intrusion Detection Systems (IDS) are necessary for early threat detection and mitigation because
of the interconnection of these networks, which makes them vulnerable to a variety of cyberattacks. To
solve this issue, this paper develops a hybrid Deep Learning (DL) model specifically designed for intrusion
detection in smart grids. The proposed approach is a combination of the Convolutional Neural Network
(CNN) and the Long-Short-Term Memory algorithms (LSTM). We employed a recent intrusion detection
dataset (DNP3), which focuses on unauthorized commands and Denial of Service (DoS) cyberattacks, to
train and test our model. The results of our experiments show that our CNN-LSTM method is much better
at finding smart grid intrusions than other deep learning algorithms used for classification. In addition,
our proposed approach improves accuracy, precision, recall, and F1 score, achieving a high detection
accuracy rate of 99.50%.
TIME DIVISION MULTIPLEXING TECHNIQUE FOR COMMUNICATION SYSTEMHODECEDSIET
Time Division Multiplexing (TDM) is a method of transmitting multiple signals over a single communication channel by dividing the signal into many segments, each having a very short duration of time. These time slots are then allocated to different data streams, allowing multiple signals to share the same transmission medium efficiently. TDM is widely used in telecommunications and data communication systems.
### How TDM Works
1. **Time Slots Allocation**: The core principle of TDM is to assign distinct time slots to each signal. During each time slot, the respective signal is transmitted, and then the process repeats cyclically. For example, if there are four signals to be transmitted, the TDM cycle will divide time into four slots, each assigned to one signal.
2. **Synchronization**: Synchronization is crucial in TDM systems to ensure that the signals are correctly aligned with their respective time slots. Both the transmitter and receiver must be synchronized to avoid any overlap or loss of data. This synchronization is typically maintained by a clock signal that ensures time slots are accurately aligned.
3. **Frame Structure**: TDM data is organized into frames, where each frame consists of a set of time slots. Each frame is repeated at regular intervals, ensuring continuous transmission of data streams. The frame structure helps in managing the data streams and maintaining the synchronization between the transmitter and receiver.
4. **Multiplexer and Demultiplexer**: At the transmitting end, a multiplexer combines multiple input signals into a single composite signal by assigning each signal to a specific time slot. At the receiving end, a demultiplexer separates the composite signal back into individual signals based on their respective time slots.
### Types of TDM
1. **Synchronous TDM**: In synchronous TDM, time slots are pre-assigned to each signal, regardless of whether the signal has data to transmit or not. This can lead to inefficiencies if some time slots remain empty due to the absence of data.
2. **Asynchronous TDM (or Statistical TDM)**: Asynchronous TDM addresses the inefficiencies of synchronous TDM by allocating time slots dynamically based on the presence of data. Time slots are assigned only when there is data to transmit, which optimizes the use of the communication channel.
### Applications of TDM
- **Telecommunications**: TDM is extensively used in telecommunication systems, such as in T1 and E1 lines, where multiple telephone calls are transmitted over a single line by assigning each call to a specific time slot.
- **Digital Audio and Video Broadcasting**: TDM is used in broadcasting systems to transmit multiple audio or video streams over a single channel, ensuring efficient use of bandwidth.
- **Computer Networks**: TDM is used in network protocols and systems to manage the transmission of data from multiple sources over a single network medium.
### Advantages of TDM
- **Efficient Use of Bandwidth**: TDM all
Introduction- e - waste – definition - sources of e-waste– hazardous substances in e-waste - effects of e-waste on environment and human health- need for e-waste management– e-waste handling rules - waste minimization techniques for managing e-waste – recycling of e-waste - disposal treatment methods of e- waste – mechanism of extraction of precious metal from leaching solution-global Scenario of E-waste – E-waste in India- case studies.
International Conference on NLP, Artificial Intelligence, Machine Learning an...gerogepatton
International Conference on NLP, Artificial Intelligence, Machine Learning and Applications (NLAIM 2024) offers a premier global platform for exchanging insights and findings in the theory, methodology, and applications of NLP, Artificial Intelligence, Machine Learning, and their applications. The conference seeks substantial contributions across all key domains of NLP, Artificial Intelligence, Machine Learning, and their practical applications, aiming to foster both theoretical advancements and real-world implementations. With a focus on facilitating collaboration between researchers and practitioners from academia and industry, the conference serves as a nexus for sharing the latest developments in the field.
CHINA’S GEO-ECONOMIC OUTREACH IN CENTRAL ASIAN COUNTRIES AND FUTURE PROSPECTjpsjournal1
The rivalry between prominent international actors for dominance over Central Asia's hydrocarbon
reserves and the ancient silk trade route, along with China's diplomatic endeavours in the area, has been
referred to as the "New Great Game." This research centres on the power struggle, considering
geopolitical, geostrategic, and geoeconomic variables. Topics including trade, political hegemony, oil
politics, and conventional and nontraditional security are all explored and explained by the researcher.
Using Mackinder's Heartland, Spykman Rimland, and Hegemonic Stability theories, examines China's role
in Central Asia. This study adheres to the empirical epistemological method and has taken care of
objectivity. This study analyze primary and secondary research documents critically to elaborate role of
china’s geo economic outreach in central Asian countries and its future prospect. China is thriving in trade,
pipeline politics, and winning states, according to this study, thanks to important instruments like the
Shanghai Cooperation Organisation and the Belt and Road Economic Initiative. According to this study,
China is seeing significant success in commerce, pipeline politics, and gaining influence on other
governments. This success may be attributed to the effective utilisation of key tools such as the Shanghai
Cooperation Organisation and the Belt and Road Economic Initiative.
Electric vehicle and photovoltaic advanced roles in enhancing the financial p...IJECEIAES
Climate change's impact on the planet forced the United Nations and governments to promote green energies and electric transportation. The deployments of photovoltaic (PV) and electric vehicle (EV) systems gained stronger momentum due to their numerous advantages over fossil fuel types. The advantages go beyond sustainability to reach financial support and stability. The work in this paper introduces the hybrid system between PV and EV to support industrial and commercial plants. This paper covers the theoretical framework of the proposed hybrid system including the required equation to complete the cost analysis when PV and EV are present. In addition, the proposed design diagram which sets the priorities and requirements of the system is presented. The proposed approach allows setup to advance their power stability, especially during power outages. The presented information supports researchers and plant owners to complete the necessary analysis while promoting the deployment of clean energy. The result of a case study that represents a dairy milk farmer supports the theoretical works and highlights its advanced benefits to existing plants. The short return on investment of the proposed approach supports the paper's novelty approach for the sustainable electrical system. In addition, the proposed system allows for an isolated power setup without the need for a transmission line which enhances the safety of the electrical network
Comparative analysis between traditional aquaponics and reconstructed aquapon...bijceesjournal
The aquaponic system of planting is a method that does not require soil usage. It is a method that only needs water, fish, lava rocks (a substitute for soil), and plants. Aquaponic systems are sustainable and environmentally friendly. Its use not only helps to plant in small spaces but also helps reduce artificial chemical use and minimizes excess water use, as aquaponics consumes 90% less water than soil-based gardening. The study applied a descriptive and experimental design to assess and compare conventional and reconstructed aquaponic methods for reproducing tomatoes. The researchers created an observation checklist to determine the significant factors of the study. The study aims to determine the significant difference between traditional aquaponics and reconstructed aquaponics systems propagating tomatoes in terms of height, weight, girth, and number of fruits. The reconstructed aquaponics system’s higher growth yield results in a much more nourished crop than the traditional aquaponics system. It is superior in its number of fruits, height, weight, and girth measurement. Moreover, the reconstructed aquaponics system is proven to eliminate all the hindrances present in the traditional aquaponics system, which are overcrowding of fish, algae growth, pest problems, contaminated water, and dead fish.
A SYSTEMATIC RISK ASSESSMENT APPROACH FOR SECURING THE SMART IRRIGATION SYSTEMSIJNSA Journal
The smart irrigation system represents an innovative approach to optimize water usage in agricultural and landscaping practices. The integration of cutting-edge technologies, including sensors, actuators, and data analysis, empowers this system to provide accurate monitoring and control of irrigation processes by leveraging real-time environmental conditions. The main objective of a smart irrigation system is to optimize water efficiency, minimize expenses, and foster the adoption of sustainable water management methods. This paper conducts a systematic risk assessment by exploring the key components/assets and their functionalities in the smart irrigation system. The crucial role of sensors in gathering data on soil moisture, weather patterns, and plant well-being is emphasized in this system. These sensors enable intelligent decision-making in irrigation scheduling and water distribution, leading to enhanced water efficiency and sustainable water management practices. Actuators enable automated control of irrigation devices, ensuring precise and targeted water delivery to plants. Additionally, the paper addresses the potential threat and vulnerabilities associated with smart irrigation systems. It discusses limitations of the system, such as power constraints and computational capabilities, and calculates the potential security risks. The paper suggests possible risk treatment methods for effective secure system operation. In conclusion, the paper emphasizes the significant benefits of implementing smart irrigation systems, including improved water conservation, increased crop yield, and reduced environmental impact. Additionally, based on the security analysis conducted, the paper recommends the implementation of countermeasures and security approaches to address vulnerabilities and ensure the integrity and reliability of the system. By incorporating these measures, smart irrigation technology can revolutionize water management practices in agriculture, promoting sustainability, resource efficiency, and safeguarding against potential security threats.
Understanding Inductive Bias in Machine LearningSUTEJAS
This presentation explores the concept of inductive bias in machine learning. It explains how algorithms come with built-in assumptions and preferences that guide the learning process. You'll learn about the different types of inductive bias and how they can impact the performance and generalizability of machine learning models.
The presentation also covers the positive and negative aspects of inductive bias, along with strategies for mitigating potential drawbacks. We'll explore examples of how bias manifests in algorithms like neural networks and decision trees.
By understanding inductive bias, you can gain valuable insights into how machine learning models work and make informed decisions when building and deploying them.
Vlsi implimentation of a cost efficient near-lossless cfa image compression for wireless capsule endoscopy
1. VLSI IMPLIMENTATION OF A COST-EFFICIENT
NEAR-LOSSLESS CFA IMAGE COMPRESSOR FOR
WIRELESS CAPSULE ENDOSCOPY
GUIDED BY
LAIJU P JOY
ASSISTANT PROFFESSOR
DEPT. OF EC
GEC, IDUKKI
PRESENTED BY
SHAFEEK BASHEER
ROLL No. 15
M1 VLSI & ES
GEC, IDUKKI
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 1
2. OVERVIEW
• INTRODUCTION
• NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
PIXEL RESTORATION
PREDICTION
RUN MODE MODULE
MODIFIED GOLOMB-RICE CODING
ENTROPY CODING PROCESS
DECODING PROCESS
RUN MODE DECODER
• VLSI ARCHITECTURE
• SIMULATION RESULTS AND CHIP IMPLEMENTATION
• CONCLUSION
• REFERENCES
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 2
3. INTRODUCTION
• Provides an efficient way to examine the digestive tract of patients with
gastrointestinal diseases.
• System includes
CMOS ( Complementary Metal Oxide Semiconductor) image sensor
Microcontroller
RF ( Radio Frequency) transmitter
Image compressor
Micro odometer
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 3
4. CONTD…
• FCC ( Federal Communication Commission ) limited the frequency of any
medical implant wireless communication system to not more than 402-405
MHz to reduce power dissipation
• High quality and high performance image compression algorithm is
necessary for wireless capsule endoscopy
• JPEG LS has high performance and high compression rate
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 4
6. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
PIXEL RESTORATION
• Each pixel in a colour image is composed of three colours : red, green, blue
• CMOS image sensor captures images by a Colour Filter Array ( CFA )
technique.
• Each pixel in a captured image contains only one colour
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 6
7. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 7
Fig. 2. Restoring image from the CFA format to RGB line buffers.
8. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
PIXEL RESTORATION
• Number of pixels in CFA image is only 1/3rd of a general full RGB colour
image
• Arrange the pixels in CFA image to a colour continuous format
• Needs line buffer only till the CFA image width
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 8
9. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
PREDICTION
• Pixel won’t pass through median edge detector if selected in run mode
• Here the prediction model is moved to the front of the run mode avoiding
wastage of too many bits
• Uses surrounding pixel to predict current pixel
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 9
10. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
PREDICTION
• If correlation of surrounding pixels is high, the compression rate increases
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 10
11. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
PREDICTION
• Blue and Red passes the edge detector using the equation
xmed(R,B) = 2*(a+b+d)/4, c ≧ max(a,b) or c < min(a,b)
xmed(R,B) = 4*(a+3)*(b+d)/8, others
• Predicted value of the current pixel x would be obtained by an average filter is
given by
xmed(G) = (3*a)+(3*b)+(2*d)/8
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 11
12. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
RUN MODE MODULE
• Constructed by run length table and an encoder
• ‘NEAR’ is the parameter used to set quality and compression rate
• predicted error value ‘errval’ is given as
(errval+NEAR) / (2*NEAR) if errval ≥ NEAR+1
-(NEAR – errval) / (2*NEAR) else if errval ≤ - NEAR -1
run mode processing else
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 12
13. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
MODIFIED GOLOMB-RICE CODING
• Normal Golomb-Rice coding requires more than 24 bits to express 8 pixels
• Coding parameter k is adjusted according to the previous context table
values
• Normal algorithm is modified by fixing coding parameter to 2
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 13
14. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
MODIFIED GOLOMB-RICE CODING
• Modified Golomb-Rice algorithm does not use quantization near the array
boundaries
• Modified Golomb-Rice coding was used as we compress CFA images and
not RGB images
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 14
15. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
ENTROPY CODING PROCESS
• Three entropy modes used
Run Mode
Boundary
Modified Golomb-Rice Coding
• Run mode module first encode the error values
• Boundary mode encodes the values from Run Mode module
• Modified Golomb-Rice coding encodes the error values according to
Boundary information
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 15
16. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
• DECODING PROCESS
• It is necessary to decode the encoded bit stream from the proposed near
lossless compression algorithm
• Main decoding components are
Run Mode decoder
Boundary module
MGR decoder
Prediction decoder
Pixel restoration recover
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 16
18. NEAR-LOSSLESS IMAGE COMPRESSION ALGORITHM
RUN MODE DECODER
• Decode the run mode information
• Bits of the bitstream are read one by one until finding the first “0”
• Counting number of “1” indicates position in the J table
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 18
20. CONTD…
• Composed of four main parts
Pixel restoration module
Predictor
Entropy coder
Barrel shifter
• Register bank was added to provide four neighbouring pixels
• Connected with two line buffer memory
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 20
21. CONTD…
• Four stage pipeline architecture used to improve performance
• Finite State Machine ( FSM ) used to realise controller
• Barrel shifter used to packet output bitstream in a fixed length
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 21
22. VLSI ARCHITECTURE
PIXEL RESTORATION CIRCUIT
• Designed to produce memory addresses and read values of target pixels
• Constructs an integrated image for prediction
• Includes boundary detector to find boundary information
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 22
23. VLSI ARCHTECTURE
PREDICTOR AND RUN MODE CIRCUIT
• Predict the value of current pixel according to the neighbouring pixel
• Consist of two circuits
Reconstructed pixel module
Run counter
• Run counter designed to count the number of errvals entering run mode
module
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 23
24. VLSI ARCHTECTURE
PREDICTOR AND RUN MODE CIRCUIT
• FSM produces a control signal Rx_mode to select one errval and run count
values sent to the entropy encoder
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 24
25. VLSI ARCHITECTURE
ENTROPY CODER
• Composed of run length coder and MGR coder
• Run length coder includes
Run code table
First coder
Second coder
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 25
26. VLSI ARCHITECTURE
ENTROPY CODER
• If values of errvals is over range, it is coded by MGR coder
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 26
27. VLSI ARCHITECTURE
BARREL SHIFTER
• Collects the codes according to various lengths and produce fixed length
output
• Code buffer composed of 40 bit register
• Consist of
Three shifters
Three adders
Registers
Multiplexers
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 27
28. SIMULATION RESULTS AND CHIP IMPLEMENTATIONS
• MATLAB tool was used to simulate the near lossless algorithm
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 28
Fig. 13. Chip photomicrograph by 90-nm CMOS process.
29. CONCLUSION
• The compression performance of the proposed algorithm can be improve
• VLSI architecture of this owns the benefits of
low cost,
low memory demand,
high performance
high quality
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 29
30. REFERENCES
• A. Karargyirs and A. Koulaouzidis, “OdoCapsule: next-generation wireless capsule endoscopy with accurate
lesion localization and video stabilization capabilities,” IEEE Transactions on Biomedical Engineering, vol. 62,
no. 1, Jan. 2015.
• P. Merlino and A. Abramo, “A fully pipelined architecture for the LOCO-I compression algorithm,”
IEEE Transactions on VLSI Systems, vol. 17, no. 7, Jul. 2009.
• K. Sarawadekar, and S. Banerjee, “An efficient pass-parallel architecture for embedded block coder in JPEG
2000,” IEEE Transaction on Circuits and Systems for Video Technology, Vol. 21, no. 6, pp. 825-836, Jun. 2011.
• D. T. Vo, and T. Q. Nguyen, “Quality enhancement for motion JPEG using temporal redundancies,” IEEE
Transaction on Circuits and Systems for Video Technology, Vol. 18, no. 5, pp. 609-619, May. 2008.
• C. P. Fan, C. W. Chang, and S. J. Hsu, “Cost-effective hardware-sharing design of fast algorithm based multiple
forward and inverse transforms for H. 264/AVC, MPEG-1/2/4, AVS, and VC-1 video encoding and decoding
applications,” IEEE Transaction on Circuits and Systems for Video Technology, Vol. 24, no. 4, pp. 714-720, Apr.
2014.
08-12-2017 GOVERNMENT ENGINEERING COLLEGE IDUKKI 30