Server design summit keynote handout
•Download as PPTX, PDF•
0 likes•425 views
Microsoft engineer Dileep Bhandarkar discusses energy efficiency in a data center context. A diagram shows a data center power architecture with two power domains, including 96 servers across 48 rack units connected to two bulk power supplies, with a battery backup of 160 batteries across four groups providing 16.8 kW of capacity. The data center uses 415/480 VAC three-phase input voltage converted to 12 VDC output voltage across the two power domains.
Report
Share
Report
Share
Recommended
Islands in power systems
Types of islands in power systems with DR
Issues with unintentional islands
Methods of protecting against unintentional islands
Standard testing for unintentional islanding
Advanced testing of inverters for anti-islanding functionality
Probability of unintentional islanding
The future of anti-islanding protection
Low Power Gasp Circuits using Power Gating
This document discusses a technique called power gating to reduce power consumption in GasP asynchronous digital circuits. It describes:
1. Using power gating transistors (sleep transistors) to turn power on and off to individual pipeline stages in GasP circuits when they are idle. This reduces subthreshold leakage and power.
2. A new "power GasP" circuit that generates power control signals to drive the sleep transistors and preserve the state of latches during power gating.
3. A "lazy latch" that only drives its output when needed, preserving state during power gating and reducing active and idle power compared to a conventional latch.
Testing showed the power gating technique reduced total power consumption by
Dileep Random Access Talk at salishan 2016
This document summarizes the evolution of integrated circuits and microprocessors from their inception in the late 1950s to recent developments in the multicore era. It discusses how Moore's law drove scaling over the decades, enabling exponential increases in transistor counts. However, Dennard scaling broke down around 2004, necessitating new approaches like multicore designs to continue performance gains within power constraints. Going forward, significant challenges remain to further scaling, suggesting future progress may rely more on heterogeneous architectures and higher parallelism rather than traditional scaling alone.
My amazing journey from mainframes to smartphones chm lecture aug 2014 final
Disruptive technologies have caused dramatic changes in computing technology for decades, often in unacknowledged ways. In this talk, Dr. Dileep Bhandarkar will paint a picture that puts these changes into perspective, and which shows how this series of disruptions have set a course that has evolved from the mainframe to the current smartphone, mobile and cloud computing world.
Moscow conference keynote
1. The document discusses Microsoft's data center strategy and optimization efforts to improve performance per watt, dollar, and reduce total cost of ownership.
2. Key aspects of Microsoft's strategy include modular pre-fabricated data center components, increased server and data center efficiency through workload analysis and low power processors, and reducing infrastructure costs through techniques like high-temperature cooling.
3. Microsoft has invested over $500 million to build large, efficient data centers like its Chicago facility, and is working towards new designs with no mechanical cooling and ultra-modularity to further reduce costs and increase scalability.
My ISCA 2013 - 40th International Symposium on Computer Architecture Keynote
Keynote speech delivered in Tel Aviv on 25 June 2013.
I had the privilege of being the first speaker at the First Annual Symposium on Computer Architecture in 1973. Over the last 40 years I have worked on PDP-11, VAX, MIPS, Alpha, x86, Itanium, and ARM processors and systems.
Moore’s Law has enabled computer architects to increase the pace of innovation and the development of microprocessors with new instruction sets.
In the 1970s, minicomputers from Digital Equipment Corporation, Data General and Hewlett Packard started to challenge IBM mainframes. The introduction of the 32-bit VAX-11/780 in 1978 was a landmark event. The single chip MicroVAX was introduced in 1985.
The IBM PC was introduced on August 12, 1981, followed by many IBM PC compatible machines from Compaq and others. This led to the tremendous growth of x86 processors from Intel and AMD. Today, the x86 processor dominate the computer industry.
In 1987, the introduction of RISC processors based on Sun’s SPARC architecture spawned the now famous RISC vs CISC debates. RISC processors from MIPS, IBM (Power, Power PC), and HP (PA-RISC) started to gain market share. This forced Digital to first adopt MIPS processors, and later introduce Alpha in 1992.
The RISC supremacy continued until the introduction of the first out of order x86 Pentium Pro processor in 1995, expanding the role of x86 into workstations and servers. The x86 architecture was extended to 64 bits by AMD in the Opteron processor in 2003, forcing Intel to launch its own compatible processor.
Disruptive technologies usually come from below. We have seen users migrate from mainframes to minicomputers to RISC workstations and servers to desktop PCs and PC servers to notebooks and tablets. Volume economics has driven the industry. The next wave will be the technology used in smart phones. With over a billion chips sold annually, this technology will appear in other platforms. Several companies have announced plans for ARM based servers.
Moore’s Law has also enabled computer architects to advance the sophistication of microprocessors. We will review some of the significant milestones leading from the first Intel 4004 to today’s state of the art processors.
Future of cloud server design
Hard drives are still relevant, SSDs are fast but expensive. Server design trends include smaller, cheaper cores like ARM replacing traditional servers. System on chips will integrate more components using Moore's law. Cloud servers are optimized differently than enterprise servers, with workload-specific designs competing with general purpose servers. Data centers and cloud infrastructure must be designed holistically for reliability and maintenance.
Risc vs cisc
This document compares the RISC Alpha 21164 chip and the CISC Pentium Pro chip. Both chips were leading implementations from their respective architectural schools at the time and were built using similar 0.5-0.6 micron technology. The Alpha 21164 is a quad-issue superscalar design with on-chip caches but no out-of-order execution, while the Pentium Pro uses dynamic execution with register renaming and out-of-order execution. Performance comparisons on industry benchmarks show the Alpha 21164 outperforming the Pentium Pro, though performance is also dependent on system platform and compiler used.
Recommended
Islands in power systems
Types of islands in power systems with DR
Issues with unintentional islands
Methods of protecting against unintentional islands
Standard testing for unintentional islanding
Advanced testing of inverters for anti-islanding functionality
Probability of unintentional islanding
The future of anti-islanding protection
Low Power Gasp Circuits using Power Gating
This document discusses a technique called power gating to reduce power consumption in GasP asynchronous digital circuits. It describes:
1. Using power gating transistors (sleep transistors) to turn power on and off to individual pipeline stages in GasP circuits when they are idle. This reduces subthreshold leakage and power.
2. A new "power GasP" circuit that generates power control signals to drive the sleep transistors and preserve the state of latches during power gating.
3. A "lazy latch" that only drives its output when needed, preserving state during power gating and reducing active and idle power compared to a conventional latch.
Testing showed the power gating technique reduced total power consumption by
Dileep Random Access Talk at salishan 2016
This document summarizes the evolution of integrated circuits and microprocessors from their inception in the late 1950s to recent developments in the multicore era. It discusses how Moore's law drove scaling over the decades, enabling exponential increases in transistor counts. However, Dennard scaling broke down around 2004, necessitating new approaches like multicore designs to continue performance gains within power constraints. Going forward, significant challenges remain to further scaling, suggesting future progress may rely more on heterogeneous architectures and higher parallelism rather than traditional scaling alone.
My amazing journey from mainframes to smartphones chm lecture aug 2014 final
Disruptive technologies have caused dramatic changes in computing technology for decades, often in unacknowledged ways. In this talk, Dr. Dileep Bhandarkar will paint a picture that puts these changes into perspective, and which shows how this series of disruptions have set a course that has evolved from the mainframe to the current smartphone, mobile and cloud computing world.
Moscow conference keynote
1. The document discusses Microsoft's data center strategy and optimization efforts to improve performance per watt, dollar, and reduce total cost of ownership.
2. Key aspects of Microsoft's strategy include modular pre-fabricated data center components, increased server and data center efficiency through workload analysis and low power processors, and reducing infrastructure costs through techniques like high-temperature cooling.
3. Microsoft has invested over $500 million to build large, efficient data centers like its Chicago facility, and is working towards new designs with no mechanical cooling and ultra-modularity to further reduce costs and increase scalability.
My ISCA 2013 - 40th International Symposium on Computer Architecture Keynote
Keynote speech delivered in Tel Aviv on 25 June 2013.
I had the privilege of being the first speaker at the First Annual Symposium on Computer Architecture in 1973. Over the last 40 years I have worked on PDP-11, VAX, MIPS, Alpha, x86, Itanium, and ARM processors and systems.
Moore’s Law has enabled computer architects to increase the pace of innovation and the development of microprocessors with new instruction sets.
In the 1970s, minicomputers from Digital Equipment Corporation, Data General and Hewlett Packard started to challenge IBM mainframes. The introduction of the 32-bit VAX-11/780 in 1978 was a landmark event. The single chip MicroVAX was introduced in 1985.
The IBM PC was introduced on August 12, 1981, followed by many IBM PC compatible machines from Compaq and others. This led to the tremendous growth of x86 processors from Intel and AMD. Today, the x86 processor dominate the computer industry.
In 1987, the introduction of RISC processors based on Sun’s SPARC architecture spawned the now famous RISC vs CISC debates. RISC processors from MIPS, IBM (Power, Power PC), and HP (PA-RISC) started to gain market share. This forced Digital to first adopt MIPS processors, and later introduce Alpha in 1992.
The RISC supremacy continued until the introduction of the first out of order x86 Pentium Pro processor in 1995, expanding the role of x86 into workstations and servers. The x86 architecture was extended to 64 bits by AMD in the Opteron processor in 2003, forcing Intel to launch its own compatible processor.
Disruptive technologies usually come from below. We have seen users migrate from mainframes to minicomputers to RISC workstations and servers to desktop PCs and PC servers to notebooks and tablets. Volume economics has driven the industry. The next wave will be the technology used in smart phones. With over a billion chips sold annually, this technology will appear in other platforms. Several companies have announced plans for ARM based servers.
Moore’s Law has also enabled computer architects to advance the sophistication of microprocessors. We will review some of the significant milestones leading from the first Intel 4004 to today’s state of the art processors.
Future of cloud server design
Hard drives are still relevant, SSDs are fast but expensive. Server design trends include smaller, cheaper cores like ARM replacing traditional servers. System on chips will integrate more components using Moore's law. Cloud servers are optimized differently than enterprise servers, with workload-specific designs competing with general purpose servers. Data centers and cloud infrastructure must be designed holistically for reliability and maintenance.
Risc vs cisc
This document compares the RISC Alpha 21164 chip and the CISC Pentium Pro chip. Both chips were leading implementations from their respective architectural schools at the time and were built using similar 0.5-0.6 micron technology. The Alpha 21164 is a quad-issue superscalar design with on-chip caches but no out-of-order execution, while the Pentium Pro uses dynamic execution with register renaming and out-of-order execution. Performance comparisons on industry benchmarks show the Alpha 21164 outperforming the Pentium Pro, though performance is also dependent on system platform and compiler used.
DileepB EDPS talk 2015
The Yellow Brick Road of Semiconductor Technology
The talk provides a historical perspective on how the computer industry has taken advantage of Moore's Law and how we got to the era of multi-core processors. The talk will also address some of the challenges facing the industry in the future.
Intel microprocessors
The document summarizes the evolution of Intel microprocessors from 1971 to 1999. It describes key microprocessors including the 4004, 8008, 8080, 8088, 286, 386, 486, Pentium, Pentium Pro, Pentium II, Pentium III, and Celeron. With each generation, transistors increased and features improved to enable more powerful personal computing. The Intel microprocessors established Intel as the dominant force in the PC market and fueled the growth of the personal computer industry.
Monitoring What Matters: The Prometheus Approach to Whitebox Monitoring (Berl...
Prometheus is an open-source monitoring system that allows for whitebox monitoring through metrics collected from inside systems and applications. It provides the ability to alert on high-level symptoms, debug issues through customizable dashboards, and perform complex queries across metrics. Prometheus empowers building monitoring that matters through alerting on important business metrics, gaining insight via dashboards, and integrating with other systems via open interfaces.
Prometheus (Microsoft, 2016)
A talk given to engineers in Microsoft on using Prometheus for monitoring, and how blackbox and whitebox monitoring are best used.
Systems Monitoring with Prometheus (Devops Ireland April 2015)
Monitoring means many things to many people. This talk looks at Systems Monitoring, that is how to keep an eye on a given system and use this as part of overall management of a system. This talk will cover Why one monitors, What to monitor, How to monitor, the general design of a monitoring system and how Prometheus is a good fit for this in terms of instrumentation, consoles, alerts, general system health and sanity.
Prometheus is a next-generation monitoring system publicly announced earlier this year, developed by companies including SoundCloud, locals Boxever and Docker. Since launch there has been wide-spread interest, and many community contributions.
For more information see http://prometheus.io or http://www.boxever.com/tag/monitoring
Prometheus Overview
A look at the behind core ideas of Prometheus. Learn about the power and simplicity it brings to monitoring.
Open Compute Summit Keynote 17 June 2011
The document discusses the results of a study on the impact of COVID-19 lockdowns on air pollution. Researchers analyzed data from dozens of countries and found that lockdowns led to an average decline of nearly 30% in nitrogen dioxide levels over cities. However, they also observed that this improvement was temporary and air pollution rebounded once lockdowns were lifted as vehicle traffic increased again. Overall, the study highlights how stay-at-home orders can provide short-term benefits to air quality but sustained changes are needed to maintain those improvements.
Datacenter Dynamics Chicago 30 sept 2010
This document discusses Microsoft's efforts to improve the energy efficiency of its datacenters. It describes how Microsoft optimizes both the servers and datacenter infrastructure together to achieve the best overall performance per watt and lowest total cost of ownership. Key strategies discussed include increasing server power efficiency, adopting more efficient cooling techniques like air-side economization, standardizing modular component design, and locating datacenters near renewable energy sources. The goal is to continuously reduce datacenter energy usage and costs while scaling to handle growing computing demands.
Energy Efficiency Considerations in Large Datacenters
Microsoft operates datacenters globally with over 200 cloud services available in 59 markets and 36 languages. The document discusses Microsoft's datacenter infrastructure, including locations, design approaches, efficiency strategies like modular construction and use of recycled water/outside air for cooling. It also covers metrics like PUE and total cost of ownership considerations for datacenter capacity planning.
Samsung cio-forum-2012
The document discusses the benefits of exercise for mental health. Regular physical activity can help reduce anxiety and depression and improve mood and cognitive function. Exercise causes chemical changes in the brain that may help protect against mental illness and improve symptoms.
Data center-server-cooling-power-management-paper
This document discusses evaluating server performance and power in high-temperature environments. It describes a study where a server system designed for up to 35°C was able to operate at up to 45°C under certain workload conditions. The study aims to determine how servers can support higher temperatures while maintaining power and thermal constraints. It also discusses how characterizing server performance at different temperatures and workloads could allow for more efficient data center provisioning during infrequent high-temperature periods.
Moscow conference keynote in 2012
This document summarizes Microsoft's approach to data center design and cloud infrastructure. It discusses Microsoft's focus on performance per watt per dollar through holistic server and data center optimization. Key points covered include Microsoft's use of containerized and modular data center designs, strategies for reducing power usage effectiveness through economization and higher server intake temperatures, and goals of increasing scalability and reducing costs and time to market. The document also provides examples of Microsoft's existing data center facilities.
New Delhi Cloud Summit 05 26-11
Microsoft customer event in New Delhi
Cloud Datacenter Best Practices Holistic Approach to Improving TCO & ROI, and Operational Excellence
Performance Characterization of the Pentium Pro Processor
HPCA 3 Paper
In this paper, we characterize the performance of several business and technical benchmarks on a Pentium Pro processor based system. Various architectural data are collected using a performance monitoring counter tool. Results show that the Pentium Pro processor achieves significantly lower cycles per instruction than the Pentium processor due to its out of order and speculative execution, and non-blocking cache and memory system. Its higher clock frequency also contributes to even higher performance.
Innovation lecture for hong kong
Dr. Dileep Bhandarkar gave a presentation on perspectives on innovation. He discussed his career journey working in research and development roles at various technology companies. He defined different types of innovation including technical, process, and administrative innovation. Dr. Bhandarkar emphasized that innovation is about improving existing products and services and creating new ones to satisfy customer needs. True innovation disrupts existing markets by applying a new set of values to create a new market.
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
This is the paper that Dave Patterson referred to in his Turing Lecture.
Performance comparisons across different computer architectures cannot usually separate the architectural contribution from various implementation and technology contributions to performance. This paper compares an example implementation from the RISC and CISC architectural schools
(a MIPS M/2000 and a Digital VAX 8700) on nine of the ten
SPEC benchmarks. The organizational similarity of these
machines provides an opportunity to examine the purely
architect ural advantages of RISC. The RISC approach offers,
compared with VAX, many fewer cycles per instruction but somewhat more instructions per program. Using results from a software monitor on the MIPS machine and a hardware monitor on the VAX, this paper shows that the esulting advantage in cycles per program ranges from slightly
under a factor of 2 to almost a factor of 4, with a geometric
mean of 2,7. It also demonstrates the correlation between
cycles per instruction and relative instruction count.
Qualcomm centriq 2400 hot chips final submission corrected
World's 1st 10 nm Server Chip
QDT-designed custom core powering Qualcomm Centriq2400 Processor
5thgeneration custom core design
Designed from the ground up to meet the needs of cloud service providers
Fully ARMv8-compliant
AArch64 only
Supports EL3 (TrustZone) and EL2 (hypervisor)
•
Includes optional cryptography acceleration instructions
AES, SHA1, SHA2-256
Designed for performance, optimized for power
Innovation lecture for shanghai final
Dr. Dileep Bhandarkar gave a presentation on perspectives on innovation. He discussed his career journey spanning over 50 years working in research and development roles at major technology companies. He defined the key terms of invention, innovation, creativity, and the different types of innovation. Bhandarkar emphasized that innovation is about solving customer problems in new ways and provided lessons learned such as understanding customer needs, managing innovation as a project, and wearing many hats in roles such as scientist, engineer, and businessman.
Semicon2018 dileepb
FPGAs offer more flexibility than GPUs but are difficult to program and expensive, while ASICs are more efficient in terms of energy and cost but less flexible. ASICs have advantages for deep learning due to their ability to exploit the massive parallelism, dominance of dot products for computation, and large memory bandwidth needs. ASICs will see dramatic improvements in performance, power, area and potentially cost due to domain-specific architectures. Hardware will be enabled by open frameworks and standard intermediate representations to more optimally support neural network models and deliver integrated hardware and software solutions.
Linaro connect 2018 keynote final updated
The document summarizes emerging computing trends in data centers, including:
1) The shift to multi-core CPU designs after Dennard scaling broke down, driven by the need for energy efficient designs for cloud computing.
2) The rise of heterogeneous computing using application-specific accelerators like GPUs and FPGAs to improve efficiency for targeted workloads like machine learning.
3) How technologies developed for mobile and edge computing like ARM cores can improve data center server efficiency through typical-use optimization rather than just peak performance.
Hipeac 2018 keynote Talk
For decades we have been able to take advantage of Moore’s Law to improve single thread performance, reduce power and cost with each generation of semiconductor technology. While technology has advanced after the end of Dennard scaling more than 10 years ago, the advances have slowed down. Server performance increases have relied on increasing core counts and power budgets.
At the same time, workloads have changed in the era of cloud computing. Scale out is becoming more important than scale up. Domain specific architectures have started to emerge to improve the energy efficiency of emerging workloads like deep learning.
This talk will provide a historical perspective and discuss emerging trends driving the development of modern processors.
Alpha memo july 1992
1. The document proposes a radical approach to make Alpha the premier 64-bit architecture by aggressively pursuing an alliance with Intel.
2. It suggests granting Intel a non-exclusive license to the Alpha architecture and transferring the current EV-4 design. Intel would then sell EV-4 chips on the open market and design future versions to its process technology.
3. The goal is to make Alpha Intel's 64-bit architecture and the preferred architecture for Windows NT, helping Alpha establish industry-wide adoption before MIPS can. This would drastically change Digital's semiconductor plans but achieve the greater goal of making Alpha ubiquitous.
More Related Content
Viewers also liked
DileepB EDPS talk 2015
The Yellow Brick Road of Semiconductor Technology
The talk provides a historical perspective on how the computer industry has taken advantage of Moore's Law and how we got to the era of multi-core processors. The talk will also address some of the challenges facing the industry in the future.
Intel microprocessors
The document summarizes the evolution of Intel microprocessors from 1971 to 1999. It describes key microprocessors including the 4004, 8008, 8080, 8088, 286, 386, 486, Pentium, Pentium Pro, Pentium II, Pentium III, and Celeron. With each generation, transistors increased and features improved to enable more powerful personal computing. The Intel microprocessors established Intel as the dominant force in the PC market and fueled the growth of the personal computer industry.
Monitoring What Matters: The Prometheus Approach to Whitebox Monitoring (Berl...
Prometheus is an open-source monitoring system that allows for whitebox monitoring through metrics collected from inside systems and applications. It provides the ability to alert on high-level symptoms, debug issues through customizable dashboards, and perform complex queries across metrics. Prometheus empowers building monitoring that matters through alerting on important business metrics, gaining insight via dashboards, and integrating with other systems via open interfaces.
Prometheus (Microsoft, 2016)
A talk given to engineers in Microsoft on using Prometheus for monitoring, and how blackbox and whitebox monitoring are best used.
Systems Monitoring with Prometheus (Devops Ireland April 2015)
Monitoring means many things to many people. This talk looks at Systems Monitoring, that is how to keep an eye on a given system and use this as part of overall management of a system. This talk will cover Why one monitors, What to monitor, How to monitor, the general design of a monitoring system and how Prometheus is a good fit for this in terms of instrumentation, consoles, alerts, general system health and sanity.
Prometheus is a next-generation monitoring system publicly announced earlier this year, developed by companies including SoundCloud, locals Boxever and Docker. Since launch there has been wide-spread interest, and many community contributions.
For more information see http://prometheus.io or http://www.boxever.com/tag/monitoring
Prometheus Overview
A look at the behind core ideas of Prometheus. Learn about the power and simplicity it brings to monitoring.
Viewers also liked (6)
Monitoring What Matters: The Prometheus Approach to Whitebox Monitoring (Berl...
Monitoring What Matters: The Prometheus Approach to Whitebox Monitoring (Berl...
Systems Monitoring with Prometheus (Devops Ireland April 2015)
Systems Monitoring with Prometheus (Devops Ireland April 2015)
More from Dileep Bhandarkar
Open Compute Summit Keynote 17 June 2011
The document discusses the results of a study on the impact of COVID-19 lockdowns on air pollution. Researchers analyzed data from dozens of countries and found that lockdowns led to an average decline of nearly 30% in nitrogen dioxide levels over cities. However, they also observed that this improvement was temporary and air pollution rebounded once lockdowns were lifted as vehicle traffic increased again. Overall, the study highlights how stay-at-home orders can provide short-term benefits to air quality but sustained changes are needed to maintain those improvements.
Datacenter Dynamics Chicago 30 sept 2010
This document discusses Microsoft's efforts to improve the energy efficiency of its datacenters. It describes how Microsoft optimizes both the servers and datacenter infrastructure together to achieve the best overall performance per watt and lowest total cost of ownership. Key strategies discussed include increasing server power efficiency, adopting more efficient cooling techniques like air-side economization, standardizing modular component design, and locating datacenters near renewable energy sources. The goal is to continuously reduce datacenter energy usage and costs while scaling to handle growing computing demands.
Energy Efficiency Considerations in Large Datacenters
Microsoft operates datacenters globally with over 200 cloud services available in 59 markets and 36 languages. The document discusses Microsoft's datacenter infrastructure, including locations, design approaches, efficiency strategies like modular construction and use of recycled water/outside air for cooling. It also covers metrics like PUE and total cost of ownership considerations for datacenter capacity planning.
Samsung cio-forum-2012
The document discusses the benefits of exercise for mental health. Regular physical activity can help reduce anxiety and depression and improve mood and cognitive function. Exercise causes chemical changes in the brain that may help protect against mental illness and improve symptoms.
Data center-server-cooling-power-management-paper
This document discusses evaluating server performance and power in high-temperature environments. It describes a study where a server system designed for up to 35°C was able to operate at up to 45°C under certain workload conditions. The study aims to determine how servers can support higher temperatures while maintaining power and thermal constraints. It also discusses how characterizing server performance at different temperatures and workloads could allow for more efficient data center provisioning during infrequent high-temperature periods.
Moscow conference keynote in 2012
This document summarizes Microsoft's approach to data center design and cloud infrastructure. It discusses Microsoft's focus on performance per watt per dollar through holistic server and data center optimization. Key points covered include Microsoft's use of containerized and modular data center designs, strategies for reducing power usage effectiveness through economization and higher server intake temperatures, and goals of increasing scalability and reducing costs and time to market. The document also provides examples of Microsoft's existing data center facilities.
New Delhi Cloud Summit 05 26-11
Microsoft customer event in New Delhi
Cloud Datacenter Best Practices Holistic Approach to Improving TCO & ROI, and Operational Excellence
Performance Characterization of the Pentium Pro Processor
HPCA 3 Paper
In this paper, we characterize the performance of several business and technical benchmarks on a Pentium Pro processor based system. Various architectural data are collected using a performance monitoring counter tool. Results show that the Pentium Pro processor achieves significantly lower cycles per instruction than the Pentium processor due to its out of order and speculative execution, and non-blocking cache and memory system. Its higher clock frequency also contributes to even higher performance.
Innovation lecture for hong kong
Dr. Dileep Bhandarkar gave a presentation on perspectives on innovation. He discussed his career journey working in research and development roles at various technology companies. He defined different types of innovation including technical, process, and administrative innovation. Dr. Bhandarkar emphasized that innovation is about improving existing products and services and creating new ones to satisfy customer needs. True innovation disrupts existing markets by applying a new set of values to create a new market.
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
This is the paper that Dave Patterson referred to in his Turing Lecture.
Performance comparisons across different computer architectures cannot usually separate the architectural contribution from various implementation and technology contributions to performance. This paper compares an example implementation from the RISC and CISC architectural schools
(a MIPS M/2000 and a Digital VAX 8700) on nine of the ten
SPEC benchmarks. The organizational similarity of these
machines provides an opportunity to examine the purely
architect ural advantages of RISC. The RISC approach offers,
compared with VAX, many fewer cycles per instruction but somewhat more instructions per program. Using results from a software monitor on the MIPS machine and a hardware monitor on the VAX, this paper shows that the esulting advantage in cycles per program ranges from slightly
under a factor of 2 to almost a factor of 4, with a geometric
mean of 2,7. It also demonstrates the correlation between
cycles per instruction and relative instruction count.
Qualcomm centriq 2400 hot chips final submission corrected
World's 1st 10 nm Server Chip
QDT-designed custom core powering Qualcomm Centriq2400 Processor
5thgeneration custom core design
Designed from the ground up to meet the needs of cloud service providers
Fully ARMv8-compliant
AArch64 only
Supports EL3 (TrustZone) and EL2 (hypervisor)
•
Includes optional cryptography acceleration instructions
AES, SHA1, SHA2-256
Designed for performance, optimized for power
Innovation lecture for shanghai final
Dr. Dileep Bhandarkar gave a presentation on perspectives on innovation. He discussed his career journey spanning over 50 years working in research and development roles at major technology companies. He defined the key terms of invention, innovation, creativity, and the different types of innovation. Bhandarkar emphasized that innovation is about solving customer problems in new ways and provided lessons learned such as understanding customer needs, managing innovation as a project, and wearing many hats in roles such as scientist, engineer, and businessman.
Semicon2018 dileepb
FPGAs offer more flexibility than GPUs but are difficult to program and expensive, while ASICs are more efficient in terms of energy and cost but less flexible. ASICs have advantages for deep learning due to their ability to exploit the massive parallelism, dominance of dot products for computation, and large memory bandwidth needs. ASICs will see dramatic improvements in performance, power, area and potentially cost due to domain-specific architectures. Hardware will be enabled by open frameworks and standard intermediate representations to more optimally support neural network models and deliver integrated hardware and software solutions.
Linaro connect 2018 keynote final updated
The document summarizes emerging computing trends in data centers, including:
1) The shift to multi-core CPU designs after Dennard scaling broke down, driven by the need for energy efficient designs for cloud computing.
2) The rise of heterogeneous computing using application-specific accelerators like GPUs and FPGAs to improve efficiency for targeted workloads like machine learning.
3) How technologies developed for mobile and edge computing like ARM cores can improve data center server efficiency through typical-use optimization rather than just peak performance.
Hipeac 2018 keynote Talk
For decades we have been able to take advantage of Moore’s Law to improve single thread performance, reduce power and cost with each generation of semiconductor technology. While technology has advanced after the end of Dennard scaling more than 10 years ago, the advances have slowed down. Server performance increases have relied on increasing core counts and power budgets.
At the same time, workloads have changed in the era of cloud computing. Scale out is becoming more important than scale up. Domain specific architectures have started to emerge to improve the energy efficiency of emerging workloads like deep learning.
This talk will provide a historical perspective and discuss emerging trends driving the development of modern processors.
Alpha memo july 1992
1. The document proposes a radical approach to make Alpha the premier 64-bit architecture by aggressively pursuing an alliance with Intel.
2. It suggests granting Intel a non-exclusive license to the Alpha architecture and transferring the current EV-4 design. Intel would then sell EV-4 chips on the open market and design future versions to its process technology.
3. The goal is to make Alpha Intel's 64-bit architecture and the preferred architecture for Windows NT, helping Alpha establish industry-wide adoption before MIPS can. This would drastically change Digital's semiconductor plans but achieve the greater goal of making Alpha ubiquitous.
China AI Summit talk 2017
Before 2012, machine learning algorithms were hand-coded but the emergence of deep neural networks (DNNs) enabled a breakthrough in performance. DNNs are now simpler to develop and deploy, driving changes across many fields. Deep learning is growing exponentially, powering applications in areas like computer vision, natural language processing, robotics, and more. Training typically occurs in datacenters using GPUs while inference can happen on devices, in datacenters, or at the edge using various hardware like CPUs, GPUs, FPGAs and ASICs. Innovation in algorithms, hardware, and frameworks is expected to continue driving improvements in deep learning.
My Feb 2003 HPCA9 Keynote Slides - Billion Transistor Processor Chips
This document summarizes Dileep Bhandarkar's 2003 lecture on billion transistor processor chips of the future. It discusses how semiconductor technology has evolved due to Moore's Law, allowing transistor counts to double every two years. This will enable billion transistor chips within the next few years. It also outlines how processors are achieving performance gains through increased parallelism at the instruction, processor, and system level. Future many-core chips may integrate multiple processor cores on a single die to take advantage of parallelism.
Future of server design
Hard drives are still relevant, SSDs are fast but expensive. Server design trends include smaller, cheaper processor cores like ARM, system-on-a-chip integration, and optimization for cloud workloads rather than enterprise. Data centers need to be designed holistically as unified cloud server infrastructures, not just individual servers, and must focus on reliability with quick recovery from failures.
Dileep b in 2013
This document provides biographical details and career highlights of an individual with over 40 years of experience in the technology industry. It outlines their educational background including a PhD from Carnegie Mellon University and jobs at Texas Instruments, Digital Equipment Corporation, Intel, and Microsoft. It lists accomplishments such as industry recognition including being named an IEEE Fellow and Microsoft Distinguished Engineer. It also shares life lessons and a top 10 list of advice including observing your environment, being outspoken can limit your career, empowering subordinates, and not taking yourself too seriously.
More from Dileep Bhandarkar (20)
Energy Efficiency Considerations in Large Datacenters
Energy Efficiency Considerations in Large Datacenters
Performance Characterization of the Pentium Pro Processor
Performance Characterization of the Pentium Pro Processor
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
Performance from Architecture: Comparing a RISC and a CISC with Similar Hardw...
Qualcomm centriq 2400 hot chips final submission corrected
Qualcomm centriq 2400 hot chips final submission corrected
My Feb 2003 HPCA9 Keynote Slides - Billion Transistor Processor Chips
My Feb 2003 HPCA9 Keynote Slides - Billion Transistor Processor Chips
Recently uploaded
"NATO Hackathon Winner: AI-Powered Drug Search", Taras Kloba
This is a session that details how PostgreSQL's features and Azure AI Services can be effectively used to significantly enhance the search functionality in any application.
In this session, we'll share insights on how we used PostgreSQL to facilitate precise searches across multiple fields in our mobile application. The techniques include using LIKE and ILIKE operators and integrating a trigram-based search to handle potential misspellings, thereby increasing the search accuracy.
We'll also discuss how the azure_ai extension on PostgreSQL databases in Azure and Azure AI Services were utilized to create vectors from user input, a feature beneficial when users wish to find specific items based on text prompts. While our application's case study involves a drug search, the techniques and principles shared in this session can be adapted to improve search functionality in a wide range of applications. Join us to learn how PostgreSQL and Azure AI can be harnessed to enhance your application's search capability.
Northern Engraving | Nameplate Manufacturing Process - 2024
Manufacturing custom quality metal nameplates and badges involves several standard operations. Processes include sheet prep, lithography, screening, coating, punch press and inspection. All decoration is completed in the flat sheet with adhesive and tooling operations following. The possibilities for creating unique durable nameplates are endless. How will you create your brand identity? We can help!
Containers & AI - Beauty and the Beast!?!
As AI technology is pushing into IT I was wondering myself, as an “infrastructure container kubernetes guy”, how get this fancy AI technology get managed from an infrastructure operational view? Is it possible to apply our lovely cloud native principals as well? What benefit’s both technologies could bring to each other?
Let me take this questions and provide you a short journey through existing deployment models and use cases for AI software. On practical examples, we discuss what cloud/on-premise strategy we may need for applying it to our own infrastructure to get it to work from an enterprise perspective. I want to give an overview about infrastructure requirements and technologies, what could be beneficial or limiting your AI use cases in an enterprise environment. An interactive Demo will give you some insides, what approaches I got already working for real.
Keywords: AI, Containeres, Kubernetes, Cloud Native
Event Link: https://meine.doag.org/events/cloudland/2024/agenda/#agendaId.4211
Essentials of Automations: Exploring Attributes & Automation Parameters
Building automations in FME Flow can save time, money, and help businesses scale by eliminating data silos and providing data to stakeholders in real-time. One essential component to orchestrating complex automations is the use of attributes & automation parameters (both formerly known as “keys”). In fact, it’s unlikely you’ll ever build an Automation without using these components, but what exactly are they?
Attributes & automation parameters enable the automation author to pass data values from one automation component to the next. During this webinar, our FME Flow Specialists will cover leveraging the three types of these output attributes & parameters in FME Flow: Event, Custom, and Automation. As a bonus, they’ll also be making use of the Split-Merge Block functionality.
You’ll leave this webinar with a better understanding of how to maximize the potential of automations by making use of attributes & automation parameters, with the ultimate goal of setting your enterprise integration workflows up on autopilot.
Dandelion Hashtable: beyond billion requests per second on a commodity server
This slide deck presents DLHT, a concurrent in-memory hashtable. Despite efforts to optimize hashtables, that go as far as sacrificing core functionality, state-of-the-art designs still incur multiple memory accesses per request and block request processing in three cases. First, most hashtables block while waiting for data to be retrieved from memory. Second, open-addressing designs, which represent the current state-of-the-art, either cannot free index slots on deletes or must block all requests to do so. Third, index resizes block every request until all objects are copied to the new index. Defying folklore wisdom, DLHT forgoes open-addressing and adopts a fully-featured and memory-aware closed-addressing design based on bounded cache-line-chaining. This design offers lock-free index operations and deletes that free slots instantly, (2) completes most requests with a single memory access, (3) utilizes software prefetching to hide memory latencies, and (4) employs a novel non-blocking and parallel resizing. In a commodity server and a memory-resident workload, DLHT surpasses 1.6B requests per second and provides 3.5x (12x) the throughput of the state-of-the-art closed-addressing (open-addressing) resizable hashtable on Gets (Deletes).
Lee Barnes - Path to Becoming an Effective Test Automation Engineer.pdf
So… you want to become a Test Automation Engineer (or hire and develop one)? While there’s quite a bit of information available about important technical and tool skills to master, there’s not enough discussion around the path to becoming an effective Test Automation Engineer that knows how to add VALUE. In my experience this had led to a proliferation of engineers who are proficient with tools and building frameworks but have skill and knowledge gaps, especially in software testing, that reduce the value they deliver with test automation.
In this talk, Lee will share his lessons learned from over 30 years of working with, and mentoring, hundreds of Test Automation Engineers. Whether you’re looking to get started in test automation or just want to improve your trade, this talk will give you a solid foundation and roadmap for ensuring your test automation efforts continuously add value. This talk is equally valuable for both aspiring Test Automation Engineers and those managing them! All attendees will take away a set of key foundational knowledge and a high-level learning path for leveling up test automation skills and ensuring they add value to their organizations.
What is an RPA CoE? Session 1 – CoE Vision
In the first session, we will review the organization's vision and how this has an impact on the COE Structure.
Topics covered:
• The role of a steering committee
• How do the organization’s priorities determine CoE Structure?
Speaker:
Chris Bolin, Senior Intelligent Automation Architect Anika Systems
Getting the Most Out of ScyllaDB Monitoring: ShareChat's Tips
ScyllaDB monitoring provides a lot of useful information. But sometimes it’s not easy to find the root of the problem if something is wrong or even estimate the remaining capacity by the load on the cluster. This talk shares our team's practical tips on: 1) How to find the root of the problem by metrics if ScyllaDB is slow 2) How to interpret the load and plan capacity for the future 3) Compaction strategies and how to choose the right one 4) Important metrics which aren’t available in the default monitoring setup.
GNSS spoofing via SDR (Criptored Talks 2024)
In the realm of cybersecurity, offensive security practices act as a critical shield. By simulating real-world attacks in a controlled environment, these techniques expose vulnerabilities before malicious actors can exploit them. This proactive approach allows manufacturers to identify and fix weaknesses, significantly enhancing system security.
This presentation delves into the development of a system designed to mimic Galileo's Open Service signal using software-defined radio (SDR) technology. We'll begin with a foundational overview of both Global Navigation Satellite Systems (GNSS) and the intricacies of digital signal processing.
The presentation culminates in a live demonstration. We'll showcase the manipulation of Galileo's Open Service pilot signal, simulating an attack on various software and hardware systems. This practical demonstration serves to highlight the potential consequences of unaddressed vulnerabilities, emphasizing the importance of offensive security practices in safeguarding critical infrastructure.
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
This LF Energy webinar took place June 20, 2024. It featured:
-Alex Thornton, LF Energy
-Hallie Cramer, Google
-Daniel Roesler, UtilityAPI
-Henry Richardson, WattTime
In response to the urgency and scale required to effectively address climate change, open source solutions offer significant potential for driving innovation and progress. Currently, there is a growing demand for standardization and interoperability in energy data and modeling. Open source standards and specifications within the energy sector can also alleviate challenges associated with data fragmentation, transparency, and accessibility. At the same time, it is crucial to consider privacy and security concerns throughout the development of open source platforms.
This webinar will delve into the motivations behind establishing LF Energy’s Carbon Data Specification Consortium. It will provide an overview of the draft specifications and the ongoing progress made by the respective working groups.
Three primary specifications will be discussed:
-Discovery and client registration, emphasizing transparent processes and secure and private access
-Customer data, centering around customer tariffs, bills, energy usage, and full consumption disclosure
-Power systems data, focusing on grid data, inclusive of transmission and distribution networks, generation, intergrid power flows, and market settlement data
The Microsoft 365 Migration Tutorial For Beginner.pptx
This presentation will help you understand the power of Microsoft 365. However, we have mentioned every productivity app included in Office 365. Additionally, we have suggested the migration situation related to Office 365 and how we can help you.
You can also read: https://www.systoolsgroup.com/updates/office-365-tenant-to-tenant-migration-step-by-step-complete-guide/
Principle of conventional tomography-Bibash Shahi ppt..pptx
before the computed tomography, it had been widely used.
"Choosing proper type of scaling", Olena Syrota
Imagine an IoT processing system that is already quite mature and production-ready and for which client coverage is growing and scaling and performance aspects are life and death questions. The system has Redis, MongoDB, and stream processing based on ksqldb. In this talk, firstly, we will analyze scaling approaches and then select the proper ones for our system.
Harnessing the Power of NLP and Knowledge Graphs for Opioid Research
Gursev Pirge, PhD
Senior Data Scientist - JohnSnowLabs
Demystifying Knowledge Management through Storytelling
The Department of Veteran Affairs (VA) invited Taylor Paschal, Knowledge & Information Management Consultant at Enterprise Knowledge, to speak at a Knowledge Management Lunch and Learn hosted on June 12, 2024. All Office of Administration staff were invited to attend and received professional development credit for participating in the voluntary event.
The objectives of the Lunch and Learn presentation were to:
- Review what KM ‘is’ and ‘isn’t’
- Understand the value of KM and the benefits of engaging
- Define and reflect on your “what’s in it for me?”
- Share actionable ways you can participate in Knowledge - - Capture & Transfer
inQuba Webinar Mastering Customer Journey Management with Dr Graham Hill
HERE IS YOUR WEBINAR CONTENT! 'Mastering Customer Journey Management with Dr. Graham Hill'. We hope you find the webinar recording both insightful and enjoyable.
In this webinar, we explored essential aspects of Customer Journey Management and personalization. Here’s a summary of the key insights and topics discussed:
Key Takeaways:
Understanding the Customer Journey: Dr. Hill emphasized the importance of mapping and understanding the complete customer journey to identify touchpoints and opportunities for improvement.
Personalization Strategies: We discussed how to leverage data and insights to create personalized experiences that resonate with customers.
Technology Integration: Insights were shared on how inQuba’s advanced technology can streamline customer interactions and drive operational efficiency.
What is an RPA CoE? Session 2 – CoE Roles
In this session, we will review the players involved in the CoE and how each role impacts opportunities.
Topics covered:
• What roles are essential?
• What place in the automation journey does each role play?
Speaker:
Chris Bolin, Senior Intelligent Automation Architect Anika Systems
Recently uploaded (20)
"NATO Hackathon Winner: AI-Powered Drug Search", Taras Kloba
"NATO Hackathon Winner: AI-Powered Drug Search", Taras Kloba
Northern Engraving | Nameplate Manufacturing Process - 2024
Northern Engraving | Nameplate Manufacturing Process - 2024
Essentials of Automations: Exploring Attributes & Automation Parameters
Essentials of Automations: Exploring Attributes & Automation Parameters
Dandelion Hashtable: beyond billion requests per second on a commodity server
Dandelion Hashtable: beyond billion requests per second on a commodity server
Lee Barnes - Path to Becoming an Effective Test Automation Engineer.pdf
Lee Barnes - Path to Becoming an Effective Test Automation Engineer.pdf
Getting the Most Out of ScyllaDB Monitoring: ShareChat's Tips
Getting the Most Out of ScyllaDB Monitoring: ShareChat's Tips
Poznań ACE event - 19.06.2024 Team 24 Wrapup slidedeck
Poznań ACE event - 19.06.2024 Team 24 Wrapup slidedeck
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
LF Energy Webinar: Carbon Data Specifications: Mechanisms to Improve Data Acc...
The Microsoft 365 Migration Tutorial For Beginner.pptx
The Microsoft 365 Migration Tutorial For Beginner.pptx
Principle of conventional tomography-Bibash Shahi ppt..pptx
Principle of conventional tomography-Bibash Shahi ppt..pptx
Harnessing the Power of NLP and Knowledge Graphs for Opioid Research
Harnessing the Power of NLP and Knowledge Graphs for Opioid Research
Demystifying Knowledge Management through Storytelling
Demystifying Knowledge Management through Storytelling
inQuba Webinar Mastering Customer Journey Management with Dr Graham Hill
inQuba Webinar Mastering Customer Journey Management with Dr Graham Hill
Server design summit keynote handout
- 1. ©Microsoft® 2009 Performance/ Watt/Dollar Dileep Bhandarkar, Ph. D. Distinguished Engineer Global Foundation Services Microsoft Corporation Watt Matters in Energy Efficiency!
- 12. 12 2 to 4 TOR (2 to 4 RU) 96 Servers (Up to 48 RU) 2 Bulk Power (2x 3RU) Upper Power Domain Lower Power Domain Input Voltage: 415/480 VAC, 3Ø Output Voltage: 12 VDC Capacity: 4.5 KW Phase Balanced: ±2% Battery Pack 4 Groups of 4 Batteries (13.2 V Nominal) 160 Batteries for 16.8 kW