SlideShare a Scribd company logo
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Implementation of Cryptograhic Hash Function on FPGA based
Embedded System
Anupam Pandit, Kumaresh Chattopadhyay
Proma Goswami
University Of Calcutta
8-April-2013
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Contents
• Introduction
• Overview of FPGA based Embedded System
• FPGA
• FPGA processors
• Handshaking with FPGA-based Embedded Design
• EDK overview
• Xilkernel
• Thread management
• MD5 Algorithm
• Hardware implementation of MD5
• Scope of parallelization of MD5
• Future scope
• Conlcusion
• References
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
FPGA based Embedded system overview
Embedded System
- An embedded system is a computing system that is incorporated within an
electronic device carries out a particular function, extending the
functionality of that device.[4]
Some of the digital controller of embedded system hardware includes the
following:
• Real-time update rate
• Power
• Cost
• Single chip solution
• Ease of programming
• Portability
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Current Technologies
Several technologies used for implementing Embedded System:
• General-purpose Microprocessor
• Microcontroller-based systems
• DSP processor-based systems
• ASIC technology
• FPGA technology
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Current Technologies
Several technologies used for implementing Embedded System:
• General-purpose Microprocessor
• Microcontroller-based systems
• DSP processor-based systems
• ASIC technology
• FPGA technology
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Current Technologies
Several technologies used for implementing Embedded System:
• General-purpose Microprocessor
• Microcontroller-based systems
• DSP processor-based systems
• ASIC technology
• FPGA technology
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Current Technologies
Several technologies used for implementing Embedded System:
• General-purpose Microprocessor
• Microcontroller-based systems
• DSP processor-based systems
• ASIC technology
• FPGA technology
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Current Technologies
Several technologies used for implementing Embedded System:
• General-purpose Microprocessor
• Microcontroller-based systems
• DSP processor-based systems
• ASIC technology
• FPGA technology
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Current Technologies
Several technologies used for implementing Embedded System:
• General-purpose Microprocessor
• Microcontroller-based systems
• DSP processor-based systems
• ASIC technology
• FPGA technology
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
What are FPGAs
• FPGAs are programmable digital logic
chip
• We can program them to do almost
any digital function
• Here’s the general flow of working with
FPGAs:
• We use a computer to describe a ”logic
function”that we want.We might draw
a schematic
• We compile the ”logic function”, using
a software provided by the FPGA
vendor
• That creates a binary file that can be
downloaded into the FPGA
• Binary file can be downloaded to the
FPGA by connecting cable
• That’s it! our FPGA behaves
according to our ”logic function”
Figur : Xilinx Spartan 3e Starter
FPGA Board
Figur : Altera Cyclone FPGA
Board
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Processor core
In FPGA based Embedded System design two processor cores are mostly
used:
• MicroBlaze: 32 bit RISC, Softcore processor
• PowerPc: 32 bit RISC, Hardcore processor
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
EDK overview
Xilinx EDK - collection of tools and IP cores
EDK package includes:
• XPS - a graphical IDE
• IP cores for a large number of peripherals
• Device drivers and libraries to develop software applications
• GNU compiler, linker and debugger
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Xilinx Embedded processor’s kernel
Xilkernel
A small, robust and modular kernel. Highly integrated with the Platform
Studio framework.[3] It upports the core features required in a lightweight
embedded kernel, with a POSIX API
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Features of Xilkernel
Key Features
• A POSIX API targeting embedded kernels
• Core kernel features such as:
• POSIX threads with round-robin or strict priority scheduling
• POSIX synchronization services - semaphores and mutex locks
• POSIX IPC services - message queues and shared memory
• Statically creating threads that startup with the kernel
• System call interface to the kernel
• Support for creating processes out of separate executable Executable
Link Files (ELF)
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Features of Xilkernel
Key Features
• A POSIX API targeting embedded kernels
• Core kernel features such as:
• POSIX threads with round-robin or strict priority scheduling
• POSIX synchronization services - semaphores and mutex locks
• POSIX IPC services - message queues and shared memory
• Statically creating threads that startup with the kernel
• System call interface to the kernel
• Support for creating processes out of separate executable Executable
Link Files (ELF)
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Features of Xilkernel
Key Features
• A POSIX API targeting embedded kernels
• Core kernel features such as:
• POSIX threads with round-robin or strict priority scheduling
• POSIX synchronization services - semaphores and mutex locks
• POSIX IPC services - message queues and shared memory
• Statically creating threads that startup with the kernel
• System call interface to the kernel
• Support for creating processes out of separate executable Executable
Link Files (ELF)
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Xilkernel API
Thread Management
• Xilkernel supports the basic POSIX threads API
• Threads are identified by a unique thread identifier (is of type
pthread t)
• Thread stack is allocated automatically
• A specific exit function is not required at the end of the threads code
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Xilkernel API
Thread Management
• Xilkernel supports the basic POSIX threads API
• Threads are identified by a unique thread identifier (is of type
pthread t)
• Thread stack is allocated automatically
• A specific exit function is not required at the end of the threads code
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Xilkernel API
Thread Management
• Xilkernel supports the basic POSIX threads API
• Threads are identified by a unique thread identifier (is of type
pthread t)
• Thread stack is allocated automatically
• A specific exit function is not required at the end of the threads code
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Xilkernel API
Thread Management
• Xilkernel supports the basic POSIX threads API
• Threads are identified by a unique thread identifier (is of type
pthread t)
• Thread stack is allocated automatically
• A specific exit function is not required at the end of the threads code
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Serial communication: RS232
Serial communication implies sending data bit by bit over a single wire
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
MD5 Hash Algorithm
Hash Function
A hash function is any algorithm or subroutine that maps data sets of
variable length to data sets of a fixed length.[2] Several hash functions are:
MD2, MD4, MD5, SHA
MD5
A widely used cryptographic hash function that produces 128-bit hash
value. It is used to check data integrity
Why MD5 ?
• quick hash value generation
• adaptability
• widely used secure hash algorithm particularly in Internet-standard
message authentication.[1]
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Flowchart of MD5
• A, B, C, D are the Initial Vectors(IV)
• a, b, c ,d are the Chaining Variables(CV)
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Hardware implementation of MD5
Implementation on SPARTAN 3E starter board
• Program resides on SDRAM
due to larger size
• Linker script links
the compiler to the exact
location of program
• Input coming from terminal
through UART
• executing on processor
• Result resides on SDRAM
• Output on terminal
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Hardware implementation of MD5
Output
Analysis
Tabel : Resource Utilization
Resource used available utilization
Number of Slice Flip Flops 2,707 9,312 29%
Number of 4 input LUTs 2,921 9,312 31%
Number of bonded IOBs 51 232 21%
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Output cont.
Power Analysis: Power Analysis is described through the table
Tabel : Resource Utilization
Name Value
Total Quiescent Power 0.43051(w)
Total Dynamic Power 0.05029(w)
Total Power 0.48081(W)
Junction Temp 37.5(degrees C)
Throughput Calculation: In our experiment throghput=142.83 Kbps.
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
File Encryption
In the next phase we verify the limitation of finding the hash value of a
large string. Here we take a file of 6000 character as input and we get the
hash value.This is shown in following the figure
Figur : Input and output text on Hyperterminal of a file
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Parallel Programming
Where can we find Independent task?
• Is there is a large data set involved?
• Are there portions of code that can execute in a different order?
• Is the computation set of stages that don’t interact except for using
the output of one as the input of next?
A more formal method for discovering parallelism uses dependence graphs
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Dependence Graph
Example 1
• Domain decomposition
for(i=0;i<3;i++)
a[i]=b[i]/3;
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Dependence Graph cont.
Example 2
for(i=1;i<4;i++)
a[i]=a[i-1]/b[i];
The lines cross some dependency
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Dependence Graph cont.
Example 3
• Task Decomposition
a= f(x, y, z);
b=g(w, x);
t= a + b;
c=h(z);
s=t/c;
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Shared memory model for Parallel programming
In shared memory model communication and synchronization of processes
are accomplished through shared variables
• Communication: buffer
• Synchronization: semaphore
Methodology
Study problem, sequential program, or code segment
Look for opportunity for parallelism
Use thread to express parallelism
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Shared memory model for Parallel programming
In shared memory model communication and synchronization of processes
are accomplished through shared variables
• Communication: buffer
• Synchronization: semaphore
Methodology
Study problem, sequential program, or code segment
Look for opportunity for parallelism
Use thread to express parallelism
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Shared memory model for Parallel programming
In shared memory model communication and synchronization of processes
are accomplished through shared variables
• Communication: buffer
• Synchronization: semaphore
Methodology
Study problem, sequential program, or code segment
Look for opportunity for parallelism
Use thread to express parallelism
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Shared memory model for Parallel programming
In shared memory model communication and synchronization of processes
are accomplished through shared variables
• Communication: buffer
• Synchronization: semaphore
Methodology
Study problem, sequential program, or code segment
Look for opportunity for parallelism
Use thread to express parallelism
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Scope of parallelization of MD5
Task Dependency of MD5
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Parallelization of MD5 possible?
• Thread implementation: Not possible
• Pipelineing : Possible (of several large blocks of message [3])
This is not the parallelization of MD5, rather parallelization of several
message blocks
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Future Scope
Project direction will be implement our design on Zynq a new 28 nm
FPGA kit with Dual Cortex ARM hardcore processor, we will relatively
analysis our design on linux running on zynq with presepective Posix
programming and we also look into the activity by implementing Android
on zynq and measure the relative security isseues, if possible, we would like
to expand the security measurement from Hashing to digital signature
scheme to serve the purpose of authentication
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Conclusion
Message integrity is also has the same importance than that of
Cryptographic algorithms as we can remain sure just by encrypting the
message we need to also sure about with the fact that, we are receiving
message form authenticated person and the data is also remain unchanged.
MD5 is widely used algorithm and its also very popular due to it small size
and also secured though some attacks on MD5 has been reported but its
use is not reduces and it still has its use on SSL and IPSEC. Using our
design we tried to give an modern approach of executing such algorithm
on thread level by suing RTOS and its also be used by future researcher
who wants to execute in similar fashion. Though this application is in need
of large occupation of program memory and for that SDRAM has been
used but for complete FPGA embedded device this program works fine
and capable of hashing of large size data up to 7000 bits at present instant
and could be make it larger.
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded
Implementation
of Crypto-
grahic
Hash
Function
on FPGA
based
Embedded
System
Anupam
Pandit,
Kumaresh
Chattopad-
hyay
Proma
Goswami
Embedded
System
Overview
FPGAs
Embedded
Design
using
FPGA
Handshaking
with FPGA
MD5 Hash
Algorithm
Flowchart
Hardware
implemen-
Bibliography
[1] Janaka Deepakumara,Haward M. Heys and R.Venkatesan, ”FPGA
Implementation of MD5 Hash Algorithm”: Electrical and Computer
Engineering, 2001.
[2] www.wikipedia.org/wiki/Hash function
[3] Guang HU, Jinahua Ma, Benxiong Huang: High Throughput
Implementation of MD5 Algorithm on GPU
[4] www.xilinx.com/univ
Anupam Pandit, Kumaresh Chattopadhyay Proma Goswami Implementation of Cryptograhic Hash Function on FPGA based Embedded

More Related Content

Similar to Md5project

CSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final ReportCSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final Report
CA Technologies
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow
Maurizio Donna
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGA
Deepak Kumar
 
Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...
Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...
Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...
Databricks
 
UNIT-1.pptx
UNIT-1.pptxUNIT-1.pptx
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
Odinot Stanislas
 
Announcing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAsAnnouncing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAs
Amazon Web Services
 
s2c-success-story-ablaze.pdf
s2c-success-story-ablaze.pdfs2c-success-story-ablaze.pdf
s2c-success-story-ablaze.pdf
S2C Limited
 
nios.ppt
nios.pptnios.ppt
nios.ppt
fahad283209
 
FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang
FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang
FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang
Spark Summit
 
15.00 hr van Hilten
15.00 hr van Hilten15.00 hr van Hilten
15.00 hr van Hilten
Themadagen
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
venkatasuman1983
 
FPGA Selection Methodology for Real time projects
FPGA Selection Methodology for Real time projectsFPGA Selection Methodology for Real time projects
FPGA Selection Methodology for Real time projects
Krishna Gaihre
 
2013 06-ohkawa-heart-presen
2013 06-ohkawa-heart-presen2013 06-ohkawa-heart-presen
2013 06-ohkawa-heart-presen
Takeshi Ohkawa
 
Choosing the right processor for embedded system design
Choosing the right processor for embedded system designChoosing the right processor for embedded system design
Choosing the right processor for embedded system design
Pantech ProLabs India Pvt Ltd
 
Easily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg asEasily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg as
RISC-V International
 
Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...
Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...
Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...
Databricks
 
Using FPGA in Embedded Devices
Using FPGA in Embedded DevicesUsing FPGA in Embedded Devices
Using FPGA in Embedded Devices
GlobalLogic Ukraine
 
CAPI and OpenCAPI Hardware acceleration enablement
CAPI and OpenCAPI Hardware acceleration enablementCAPI and OpenCAPI Hardware acceleration enablement
CAPI and OpenCAPI Hardware acceleration enablement
Ganesan Narayanasamy
 
Part 4 Maximizing the utilization of GPU resources on-premise and in the cloud
Part 4  Maximizing the utilization of GPU resources on-premise and in the cloudPart 4  Maximizing the utilization of GPU resources on-premise and in the cloud
Part 4 Maximizing the utilization of GPU resources on-premise and in the cloud
Univa, an Altair Company
 

Similar to Md5project (20)

CSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final ReportCSE 690 Internship at NIKE Inc Final Report
CSE 690 Internship at NIKE Inc Final Report
 
4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow4.FPGA for dummies: Design Flow
4.FPGA for dummies: Design Flow
 
Implementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGAImplementation of Soft-core Processor on FPGA
Implementation of Soft-core Processor on FPGA
 
Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...
Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...
Accelerating Real Time Analytics with Spark Streaming and FPGAaaS with Prabha...
 
UNIT-1.pptx
UNIT-1.pptxUNIT-1.pptx
UNIT-1.pptx
 
Using a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application PerformanceUsing a Field Programmable Gate Array to Accelerate Application Performance
Using a Field Programmable Gate Array to Accelerate Application Performance
 
Announcing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAsAnnouncing Amazon EC2 F1 Instances with Custom FPGAs
Announcing Amazon EC2 F1 Instances with Custom FPGAs
 
s2c-success-story-ablaze.pdf
s2c-success-story-ablaze.pdfs2c-success-story-ablaze.pdf
s2c-success-story-ablaze.pdf
 
nios.ppt
nios.pptnios.ppt
nios.ppt
 
FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang
FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang
FPGA-Based Acceleration Architecture for Spark SQL Qi Xie and Quanfu Wang
 
15.00 hr van Hilten
15.00 hr van Hilten15.00 hr van Hilten
15.00 hr van Hilten
 
Introduction to EDA Tools
Introduction to EDA ToolsIntroduction to EDA Tools
Introduction to EDA Tools
 
FPGA Selection Methodology for Real time projects
FPGA Selection Methodology for Real time projectsFPGA Selection Methodology for Real time projects
FPGA Selection Methodology for Real time projects
 
2013 06-ohkawa-heart-presen
2013 06-ohkawa-heart-presen2013 06-ohkawa-heart-presen
2013 06-ohkawa-heart-presen
 
Choosing the right processor for embedded system design
Choosing the right processor for embedded system designChoosing the right processor for embedded system design
Choosing the right processor for embedded system design
 
Easily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg asEasily emulating full systems on amazon fpg as
Easily emulating full systems on amazon fpg as
 
Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...
Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...
Transparent GPU Exploitation on Apache Spark with Kazuaki Ishizaki and Madhus...
 
Using FPGA in Embedded Devices
Using FPGA in Embedded DevicesUsing FPGA in Embedded Devices
Using FPGA in Embedded Devices
 
CAPI and OpenCAPI Hardware acceleration enablement
CAPI and OpenCAPI Hardware acceleration enablementCAPI and OpenCAPI Hardware acceleration enablement
CAPI and OpenCAPI Hardware acceleration enablement
 
Part 4 Maximizing the utilization of GPU resources on-premise and in the cloud
Part 4  Maximizing the utilization of GPU resources on-premise and in the cloudPart 4  Maximizing the utilization of GPU resources on-premise and in the cloud
Part 4 Maximizing the utilization of GPU resources on-premise and in the cloud
 

Recently uploaded

Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
Aftab Hussain
 
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Speck&Tech
 
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
Neo4j
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Aggregage
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
DianaGray10
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
mikeeftimakis1
 
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with SlackLet's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
shyamraj55
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
Matthew Sinclair
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
Octavian Nadolu
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
James Anderson
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
SOFTTECHHUB
 
TrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy SurveyTrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy Survey
TrustArc
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
DianaGray10
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
Safe Software
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
Ana-Maria Mihalceanu
 
Large Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial ApplicationsLarge Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial Applications
Rohit Gautam
 
How to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For FlutterHow to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For Flutter
Daiki Mogmet Ito
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Albert Hoitingh
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
ControlCase
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
Uni Systems S.M.S.A.
 

Recently uploaded (20)

Removing Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software FuzzingRemoving Uninteresting Bytes in Software Fuzzing
Removing Uninteresting Bytes in Software Fuzzing
 
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
Cosa hanno in comune un mattoncino Lego e la backdoor XZ?
 
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
GraphSummit Singapore | Enhancing Changi Airport Group's Passenger Experience...
 
Generative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to ProductionGenerative AI Deep Dive: Advancing from Proof of Concept to Production
Generative AI Deep Dive: Advancing from Proof of Concept to Production
 
Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1Communications Mining Series - Zero to Hero - Session 1
Communications Mining Series - Zero to Hero - Session 1
 
Introduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - CybersecurityIntroduction to CHERI technology - Cybersecurity
Introduction to CHERI technology - Cybersecurity
 
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with SlackLet's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
Let's Integrate MuleSoft RPA, COMPOSER, APM with AWS IDP along with Slack
 
20240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 202420240605 QFM017 Machine Intelligence Reading List May 2024
20240605 QFM017 Machine Intelligence Reading List May 2024
 
Artificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopmentArtificial Intelligence for XMLDevelopment
Artificial Intelligence for XMLDevelopment
 
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
Alt. GDG Cloud Southlake #33: Boule & Rebala: Effective AppSec in SDLC using ...
 
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
Goodbye Windows 11: Make Way for Nitrux Linux 3.5.0!
 
TrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy SurveyTrustArc Webinar - 2024 Global Privacy Survey
TrustArc Webinar - 2024 Global Privacy Survey
 
UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6UiPath Test Automation using UiPath Test Suite series, part 6
UiPath Test Automation using UiPath Test Suite series, part 6
 
Essentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FMEEssentials of Automations: The Art of Triggers and Actions in FME
Essentials of Automations: The Art of Triggers and Actions in FME
 
Monitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR EventsMonitoring Java Application Security with JDK Tools and JFR Events
Monitoring Java Application Security with JDK Tools and JFR Events
 
Large Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial ApplicationsLarge Language Model (LLM) and it’s Geospatial Applications
Large Language Model (LLM) and it’s Geospatial Applications
 
How to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For FlutterHow to use Firebase Data Connect For Flutter
How to use Firebase Data Connect For Flutter
 
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
Encryption in Microsoft 365 - ExpertsLive Netherlands 2024
 
PCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase TeamPCI PIN Basics Webinar from the Controlcase Team
PCI PIN Basics Webinar from the Controlcase Team
 
Microsoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdfMicrosoft - Power Platform_G.Aspiotis.pdf
Microsoft - Power Platform_G.Aspiotis.pdf
 

Md5project