SlideShare a Scribd company logo
1 of 15
Download to read offline
FMCs for improved project risk
management and faster time to market
Are you measuring the right metrics?
Mike Pochkowski
© Copyright 2014 4DSP LLC
Outline
2
 FMC Overview
 Features which motivate designers and integrators
 Metrics
 Metrics that motivate program managers, execs, and
corporate stakeholders
 Risk Minimization and Faster Time to Market Development
Strategy
 FMC: A sure bet for a solution ready on time
© Copyright 2014 4DSP LLC
FMCs:
Flexibility & Ease of System Development
3
 Today’s FPGAs are really SoCs; Latest Gen offers
Current Technology FPGA
Logic Cells 326K–693K
CLB 408K–864K
Block RAM (kb) 27,000–52,920
DSP Slices 1,120–3,600
Serial Gbit
Transceivers 28–80
User I/O 700–1,000
 FPGA-FMC: The perfect combination for optimal performance
and flexibility
 Addresses the bandwidth, latency, and connectivity
limitations of PMC and XMC
 FMC ½ size of XMC; <10W of heat
 Becoming easier to integrate FMC and FMC carrier cards from
different vendors (VITA 57.2)
© Copyright 2014 4DSP LLC
FMCs:
Flexibility & Ease of System Development
4
 Applications
 Intelligence Systems
 Real-time Video
Processing
 Surveillance
 Reconnaissance
 Counter Measures
 Simply great for system upgrades and technology insertion
 Customization – Easier to track new technologies as they become available
(higher resolution A/Ds and D/As)
 Flexibility to reuse carrier, firmware, and software on new projects
 Standardized engineering knowledge base while decreasing spin up time on
new projects and programs
© Copyright 2014 4DSP LLC
Typical DAQ architecture
5
ANALOG TO
DIGITAL
CONVERSION
Filtering,
Frequency
Analysis,
Beamforming,
etc…
MEM
IF
M
E
M
O
R
Y
ANALOG TO
DIGITAL
CONVERSION
A/D
IF
A/D
IF
HOST CPU IF
FPGA: Virtex-7
CPU
HD
© Copyright 2014 4DSP LLC
Exploring a potential solution
6
© Copyright 2014 4DSP LLC
Exploring a potential solution
7
© Copyright 2014 4DSP LLC
Exploring a potential solution
8
© Copyright 2014 4DSP LLC
Exploring a potential solution
9
© Copyright 2014 4DSP LLC
Potential solution costs
10
SBC $5,000
FPGA Carrier $13,000
FMC 4 Ch 1Gsps $2,800
3U VPX Chassis $20,000
Hardware Subtotal $40,800
Firmware Design $23,077
Software Design $11,538
Engineering Labor Subtotal $34,615
Engineer overhead waiting to begin integration
($57,692)
© Copyright 2014 4DSP LLC
A complementary DAQ platform
11
© Copyright 2014 4DSP LLC
A risk mitigating schedule
12
© Copyright 2014 4DSP LLC
A program budget saving solution
13
VC707 $3,500
FMC 4 Ch 1Gsps $2,800
Dev Kit HW $6,300
Engineering Overhead $65,385
SW/FW Int & Test Pull In $30,769
Savings via dev kit approach $96,154
© Copyright 2014 4DSP LLC
FMCs: It’s becoming the standard
14
 FMC sites are available on most Xilinx development boards
 A/D, D/A, RF, Video, TI DSPs, touch screen, optical, etc…
 70+ FMC and FMC carriers from a dozen vendors
 Becoming easier to integrate FMC and FMC carrier cards from
different vendors (VITA 57.2)
 Reduces overall risk (shorter lead-times)
 The best I/O approach outside of a monolithic solution
 Effectively manage project budgets (cost effective solutions) for
the most demanding applications
© Copyright 2014 4DSP LLC
Thank you
15
Mike Pochkowski , Director of Business Development
Contact information:
Mike.Pochkowski@4dsp.com
http://www.4dsp.com
Thank you!

More Related Content

What's hot

Preparing to program Aurora at Exascale - Early experiences and future direct...
Preparing to program Aurora at Exascale - Early experiences and future direct...Preparing to program Aurora at Exascale - Early experiences and future direct...
Preparing to program Aurora at Exascale - Early experiences and future direct...
inside-BigData.com
 
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...
chiportal
 
LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...
LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...
LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...
LF_DPDK
 
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
Edge AI and Vision Alliance
 

What's hot (19)

Introducing the CrossLink Programmable ASSP
Introducing the CrossLink Programmable ASSPIntroducing the CrossLink Programmable ASSP
Introducing the CrossLink Programmable ASSP
 
System Design on Zynq using SDSoC
System Design on Zynq using SDSoCSystem Design on Zynq using SDSoC
System Design on Zynq using SDSoC
 
State of ARM-based HPC
State of ARM-based HPCState of ARM-based HPC
State of ARM-based HPC
 
High Memory Bandwidth Demo @ One Intel Station
High Memory Bandwidth Demo @ One Intel StationHigh Memory Bandwidth Demo @ One Intel Station
High Memory Bandwidth Demo @ One Intel Station
 
Preparing to program Aurora at Exascale - Early experiences and future direct...
Preparing to program Aurora at Exascale - Early experiences and future direct...Preparing to program Aurora at Exascale - Early experiences and future direct...
Preparing to program Aurora at Exascale - Early experiences and future direct...
 
HPC at Scale Enabled by DDN A3i and NVIDIA SuperPOD
HPC at Scale Enabled by DDN A3i and NVIDIA SuperPODHPC at Scale Enabled by DDN A3i and NVIDIA SuperPOD
HPC at Scale Enabled by DDN A3i and NVIDIA SuperPOD
 
FPGA Inference - DellEMC SURFsara
FPGA Inference - DellEMC SURFsaraFPGA Inference - DellEMC SURFsara
FPGA Inference - DellEMC SURFsara
 
AI Crash Course- Supercomputing
AI Crash Course- SupercomputingAI Crash Course- Supercomputing
AI Crash Course- Supercomputing
 
Arm as a Viable Architecture for HPC and AI
Arm as a Viable Architecture for HPC and AIArm as a Viable Architecture for HPC and AI
Arm as a Viable Architecture for HPC and AI
 
Netronome Corporate Brochure
Netronome Corporate BrochureNetronome Corporate Brochure
Netronome Corporate Brochure
 
FPGA / SOC teknologi - i dag og i fremtiden
FPGA / SOC teknologi - i dag og i fremtidenFPGA / SOC teknologi - i dag og i fremtiden
FPGA / SOC teknologi - i dag og i fremtiden
 
Closed Loop Network Automation for Optimal Resource Allocation via Reinforcem...
Closed Loop Network Automation for Optimal Resource Allocation via Reinforcem...Closed Loop Network Automation for Optimal Resource Allocation via Reinforcem...
Closed Loop Network Automation for Optimal Resource Allocation via Reinforcem...
 
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...
TRACK C: A new method for automatic generation of DRC and LVS runsets/ Dr. El...
 
Running Kubernetes on OpenStack
Running Kubernetes on OpenStackRunning Kubernetes on OpenStack
Running Kubernetes on OpenStack
 
LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...
LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...
LF_DPDK17_rte_raw_device: implementing programmable accelerators using generi...
 
TULIPP at the 10th Intelligent Imaging Event
TULIPP at the 10th Intelligent Imaging EventTULIPP at the 10th Intelligent Imaging Event
TULIPP at the 10th Intelligent Imaging Event
 
Service Assurance Constructs for Achieving Network Transformation - Sunku Ran...
Service Assurance Constructs for Achieving Network Transformation - Sunku Ran...Service Assurance Constructs for Achieving Network Transformation - Sunku Ran...
Service Assurance Constructs for Achieving Network Transformation - Sunku Ran...
 
Closed Loop Platform Automation - Tong Zhong & Emma Collins
Closed Loop Platform Automation - Tong Zhong & Emma CollinsClosed Loop Platform Automation - Tong Zhong & Emma Collins
Closed Loop Platform Automation - Tong Zhong & Emma Collins
 
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
“Making Edge AI Inference Programming Easier and Flexible,” a Presentation fr...
 

Viewers also liked

Lu siau vay_616_wds_
Lu siau vay_616_wds_Lu siau vay_616_wds_
Lu siau vay_616_wds_
Vay Lu
 
PKN tentang Rakyat :)
PKN tentang Rakyat :)PKN tentang Rakyat :)
PKN tentang Rakyat :)
ichaa17
 
An Opinion Without Support Is Not An Appraisal
An Opinion Without Support Is Not An AppraisalAn Opinion Without Support Is Not An Appraisal
An Opinion Without Support Is Not An Appraisal
James Regnere
 

Viewers also liked (17)

Lu siau vay_616_wds_
Lu siau vay_616_wds_Lu siau vay_616_wds_
Lu siau vay_616_wds_
 
Programme on Strategic Management and Management of Change
Programme on Strategic Management and Management of ChangeProgramme on Strategic Management and Management of Change
Programme on Strategic Management and Management of Change
 
Rencana pelaksanaan pembelajaran
Rencana pelaksanaan pembelajaranRencana pelaksanaan pembelajaran
Rencana pelaksanaan pembelajaran
 
Lights in world
Lights in worldLights in world
Lights in world
 
Creative Business Development Briefing - February 2015
Creative Business Development Briefing - February 2015Creative Business Development Briefing - February 2015
Creative Business Development Briefing - February 2015
 
Experian Lunchsessie 1 augustus: Ik “like” ROI op mijn social budget!
Experian Lunchsessie 1 augustus: Ik “like” ROI op mijn social budget!Experian Lunchsessie 1 augustus: Ik “like” ROI op mijn social budget!
Experian Lunchsessie 1 augustus: Ik “like” ROI op mijn social budget!
 
PKN tentang Rakyat :)
PKN tentang Rakyat :)PKN tentang Rakyat :)
PKN tentang Rakyat :)
 
JIRLGIRL August collection
JIRLGIRL August collectionJIRLGIRL August collection
JIRLGIRL August collection
 
Tik1
Tik1Tik1
Tik1
 
Three Post - Media Production Capabilities
Three Post - Media Production CapabilitiesThree Post - Media Production Capabilities
Three Post - Media Production Capabilities
 
Alkali
Alkali Alkali
Alkali
 
Cs437 lecture 10-12
Cs437 lecture 10-12Cs437 lecture 10-12
Cs437 lecture 10-12
 
Eq resistant bldg in rural area
Eq resistant bldg in rural areaEq resistant bldg in rural area
Eq resistant bldg in rural area
 
Creative, Digital & Design Business Briefing — October 2015
Creative, Digital & Design Business Briefing — October 2015Creative, Digital & Design Business Briefing — October 2015
Creative, Digital & Design Business Briefing — October 2015
 
An Opinion Without Support Is Not An Appraisal
An Opinion Without Support Is Not An AppraisalAn Opinion Without Support Is Not An Appraisal
An Opinion Without Support Is Not An Appraisal
 
Digital Business Briefing December 2014
Digital Business Briefing December 2014 Digital Business Briefing December 2014
Digital Business Briefing December 2014
 
Digital business briefing September 2014
Digital business briefing   September 2014Digital business briefing   September 2014
Digital business briefing September 2014
 

Similar to M05 - 4DSP

Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Array
decebems
 
Advanced Networking: The Critical Path for HPC, Cloud, Machine Learning and more
Advanced Networking: The Critical Path for HPC, Cloud, Machine Learning and moreAdvanced Networking: The Critical Path for HPC, Cloud, Machine Learning and more
Advanced Networking: The Critical Path for HPC, Cloud, Machine Learning and more
inside-BigData.com
 
Dr관련 세미나 자료 v2
Dr관련 세미나 자료 v2Dr관련 세미나 자료 v2
Dr관련 세미나 자료 v2
종필 김
 
Dr관련 세미나 자료 v2333
Dr관련 세미나 자료 v2333Dr관련 세미나 자료 v2333
Dr관련 세미나 자료 v2333
종필 김
 

Similar to M05 - 4DSP (20)

Polyteda Power DRC/LVS July 2016
Polyteda Power DRC/LVS July 2016Polyteda Power DRC/LVS July 2016
Polyteda Power DRC/LVS July 2016
 
Webinar: Synergy turbinado com o SSP1.4: criptografia elíptica, vídeo pela US...
Webinar: Synergy turbinado com o SSP1.4: criptografia elíptica, vídeo pela US...Webinar: Synergy turbinado com o SSP1.4: criptografia elíptica, vídeo pela US...
Webinar: Synergy turbinado com o SSP1.4: criptografia elíptica, vídeo pela US...
 
Achieving Network Deployment Flexibility with Mirantis OpenStack
Achieving Network Deployment Flexibility with Mirantis OpenStackAchieving Network Deployment Flexibility with Mirantis OpenStack
Achieving Network Deployment Flexibility with Mirantis OpenStack
 
FlexPod-Performance-Fall2014-slideshare
FlexPod-Performance-Fall2014-slideshareFlexPod-Performance-Fall2014-slideshare
FlexPod-Performance-Fall2014-slideshare
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
POLYTEDA: Power DRC/LVS, June 2017
POLYTEDA: Power DRC/LVS, June 2017POLYTEDA: Power DRC/LVS, June 2017
POLYTEDA: Power DRC/LVS, June 2017
 
SolarWinds Federal Webinar: Technical Update & Demo of New Features
SolarWinds Federal Webinar: Technical Update & Demo of New FeaturesSolarWinds Federal Webinar: Technical Update & Demo of New Features
SolarWinds Federal Webinar: Technical Update & Demo of New Features
 
6WIND - SPEED MATTERS: The Challenge 2014 Contest Winners
6WIND - SPEED MATTERS: The Challenge 2014 Contest Winners6WIND - SPEED MATTERS: The Challenge 2014 Contest Winners
6WIND - SPEED MATTERS: The Challenge 2014 Contest Winners
 
Dsp Based Field Programable Gate Array
Dsp Based Field Programable Gate ArrayDsp Based Field Programable Gate Array
Dsp Based Field Programable Gate Array
 
OpenACC Monthly Highlights: November 2020
OpenACC Monthly Highlights: November 2020OpenACC Monthly Highlights: November 2020
OpenACC Monthly Highlights: November 2020
 
GeneCernilliResume
GeneCernilliResumeGeneCernilliResume
GeneCernilliResume
 
Advanced Networking: The Critical Path for HPC, Cloud, Machine Learning and more
Advanced Networking: The Critical Path for HPC, Cloud, Machine Learning and moreAdvanced Networking: The Critical Path for HPC, Cloud, Machine Learning and more
Advanced Networking: The Critical Path for HPC, Cloud, Machine Learning and more
 
Dr관련 세미나 자료 v2
Dr관련 세미나 자료 v2Dr관련 세미나 자료 v2
Dr관련 세미나 자료 v2
 
Dr관련 세미나 자료 v2333
Dr관련 세미나 자료 v2333Dr관련 세미나 자료 v2333
Dr관련 세미나 자료 v2333
 
ChipStart Corporate Overview
ChipStart Corporate Overview ChipStart Corporate Overview
ChipStart Corporate Overview
 
Seminar Accelerating Business Using Microservices Architecture in Digital Age...
Seminar Accelerating Business Using Microservices Architecture in Digital Age...Seminar Accelerating Business Using Microservices Architecture in Digital Age...
Seminar Accelerating Business Using Microservices Architecture in Digital Age...
 
Sparc SuperCluster
Sparc SuperClusterSparc SuperCluster
Sparc SuperCluster
 
Henry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_newHenry s software_engineer__resume _07_15_new
Henry s software_engineer__resume _07_15_new
 
Resume
ResumeResume
Resume
 
Polyteda: Power DRC/LVS, October 2016
Polyteda: Power DRC/LVS, October 2016Polyteda: Power DRC/LVS, October 2016
Polyteda: Power DRC/LVS, October 2016
 

M05 - 4DSP

  • 1. FMCs for improved project risk management and faster time to market Are you measuring the right metrics? Mike Pochkowski
  • 2. © Copyright 2014 4DSP LLC Outline 2  FMC Overview  Features which motivate designers and integrators  Metrics  Metrics that motivate program managers, execs, and corporate stakeholders  Risk Minimization and Faster Time to Market Development Strategy  FMC: A sure bet for a solution ready on time
  • 3. © Copyright 2014 4DSP LLC FMCs: Flexibility & Ease of System Development 3  Today’s FPGAs are really SoCs; Latest Gen offers Current Technology FPGA Logic Cells 326K–693K CLB 408K–864K Block RAM (kb) 27,000–52,920 DSP Slices 1,120–3,600 Serial Gbit Transceivers 28–80 User I/O 700–1,000  FPGA-FMC: The perfect combination for optimal performance and flexibility  Addresses the bandwidth, latency, and connectivity limitations of PMC and XMC  FMC ½ size of XMC; <10W of heat  Becoming easier to integrate FMC and FMC carrier cards from different vendors (VITA 57.2)
  • 4. © Copyright 2014 4DSP LLC FMCs: Flexibility & Ease of System Development 4  Applications  Intelligence Systems  Real-time Video Processing  Surveillance  Reconnaissance  Counter Measures  Simply great for system upgrades and technology insertion  Customization – Easier to track new technologies as they become available (higher resolution A/Ds and D/As)  Flexibility to reuse carrier, firmware, and software on new projects  Standardized engineering knowledge base while decreasing spin up time on new projects and programs
  • 5. © Copyright 2014 4DSP LLC Typical DAQ architecture 5 ANALOG TO DIGITAL CONVERSION Filtering, Frequency Analysis, Beamforming, etc… MEM IF M E M O R Y ANALOG TO DIGITAL CONVERSION A/D IF A/D IF HOST CPU IF FPGA: Virtex-7 CPU HD
  • 6. © Copyright 2014 4DSP LLC Exploring a potential solution 6
  • 7. © Copyright 2014 4DSP LLC Exploring a potential solution 7
  • 8. © Copyright 2014 4DSP LLC Exploring a potential solution 8
  • 9. © Copyright 2014 4DSP LLC Exploring a potential solution 9
  • 10. © Copyright 2014 4DSP LLC Potential solution costs 10 SBC $5,000 FPGA Carrier $13,000 FMC 4 Ch 1Gsps $2,800 3U VPX Chassis $20,000 Hardware Subtotal $40,800 Firmware Design $23,077 Software Design $11,538 Engineering Labor Subtotal $34,615 Engineer overhead waiting to begin integration ($57,692)
  • 11. © Copyright 2014 4DSP LLC A complementary DAQ platform 11
  • 12. © Copyright 2014 4DSP LLC A risk mitigating schedule 12
  • 13. © Copyright 2014 4DSP LLC A program budget saving solution 13 VC707 $3,500 FMC 4 Ch 1Gsps $2,800 Dev Kit HW $6,300 Engineering Overhead $65,385 SW/FW Int & Test Pull In $30,769 Savings via dev kit approach $96,154
  • 14. © Copyright 2014 4DSP LLC FMCs: It’s becoming the standard 14  FMC sites are available on most Xilinx development boards  A/D, D/A, RF, Video, TI DSPs, touch screen, optical, etc…  70+ FMC and FMC carriers from a dozen vendors  Becoming easier to integrate FMC and FMC carrier cards from different vendors (VITA 57.2)  Reduces overall risk (shorter lead-times)  The best I/O approach outside of a monolithic solution  Effectively manage project budgets (cost effective solutions) for the most demanding applications
  • 15. © Copyright 2014 4DSP LLC Thank you 15 Mike Pochkowski , Director of Business Development Contact information: Mike.Pochkowski@4dsp.com http://www.4dsp.com Thank you!