SlideShare a Scribd company logo
1 of 13
ECE 287 – Lecture Verilog II
Verilog HDL with Sequential Circuits
Announcements
Next Wednesday
Exam II – Nov 15th
Last Day to Demo Labs – Nov 14th
Project Oral Proposal - Nov 1st
What you should know how to use in Verilog
•The Golden Rule I
•Combinational always blocks
•If, Case
•Modules instantiated in other modules
•? Operator
•Groupings
•Constants
•Conditionals
•Logic Operators
If you don’t talk to me…
Sequential Circuits … example

What’s different?
Second Golden Rule!!!
• Use “=“ in combinational always blocks
• Use “<=“ in sequential always blocks
Circuit Reset
This is how you’ll write most sequential circuits…

Include a reset !!!
Use fully defined if and case structures…
For the following example, what is the value of c?
Parameter
Problem…
Build a circuit that has 2, 8 bit multipliers and 1 32 bit
multiplier and stores the result in flip-flops. It needs a
reset and clock.
Problem as a group…
Build the ram from last class…
Problem Set
1. Build Verilog code for a counter that counts from 0 to 259 and
then starts over.
2. Build Verilog code that multiplies by 5.

More Related Content

Viewers also liked

Introduction to Cambridge Mercantile
Introduction to Cambridge MercantileIntroduction to Cambridge Mercantile
Introduction to Cambridge Mercantile
markfrey14
 
Mbi121 8 f12-classnotes
Mbi121 8 f12-classnotesMbi121 8 f12-classnotes
Mbi121 8 f12-classnotes
Konsta Anttila
 
Mbi121 13 f12ctrlgrthnotes
Mbi121 13 f12ctrlgrthnotesMbi121 13 f12ctrlgrthnotes
Mbi121 13 f12ctrlgrthnotes
Konsta Anttila
 
Cambridge Risk Management Strategy
Cambridge Risk Management StrategyCambridge Risk Management Strategy
Cambridge Risk Management Strategy
markfrey14
 
KILIKA presentación
KILIKA presentaciónKILIKA presentación
KILIKA presentación
punkry
 

Viewers also liked (20)

Lecture16 fsm iii_c
Lecture16 fsm iii_cLecture16 fsm iii_c
Lecture16 fsm iii_c
 
Lecture15 fsm i_ic
Lecture15 fsm i_icLecture15 fsm i_ic
Lecture15 fsm i_ic
 
Lecture14 fsm ic
Lecture14 fsm icLecture14 fsm ic
Lecture14 fsm ic
 
Introduction to Cambridge Mercantile
Introduction to Cambridge MercantileIntroduction to Cambridge Mercantile
Introduction to Cambridge Mercantile
 
Mbi121 9 f12-notes
Mbi121 9 f12-notesMbi121 9 f12-notes
Mbi121 9 f12-notes
 
Mbi121 8 f12-classnotes
Mbi121 8 f12-classnotesMbi121 8 f12-classnotes
Mbi121 8 f12-classnotes
 
Mbi121 13 f12ctrlgrthnotes
Mbi121 13 f12ctrlgrthnotesMbi121 13 f12ctrlgrthnotes
Mbi121 13 f12ctrlgrthnotes
 
Mbi121 11 f12notes
Mbi121 11 f12notesMbi121 11 f12notes
Mbi121 11 f12notes
 
World expeditions permanent campsites
World expeditions permanent campsitesWorld expeditions permanent campsites
World expeditions permanent campsites
 
Cambridge Risk Management Strategy
Cambridge Risk Management StrategyCambridge Risk Management Strategy
Cambridge Risk Management Strategy
 
Lecture verilog ii_c
Lecture verilog ii_cLecture verilog ii_c
Lecture verilog ii_c
 
Lecture12 memory
Lecture12 memoryLecture12 memory
Lecture12 memory
 
Lacquer Project - EN - ViiN & BTS
Lacquer Project - EN - ViiN & BTSLacquer Project - EN - ViiN & BTS
Lacquer Project - EN - ViiN & BTS
 
KILIKA presentación
KILIKA presentaciónKILIKA presentación
KILIKA presentación
 
Aniversário sintuperj
Aniversário sintuperjAniversário sintuperj
Aniversário sintuperj
 
An Assessment Of The Advantages and disadvantages Of LASIK Surgery
An Assessment Of The Advantages and disadvantages Of LASIK SurgeryAn Assessment Of The Advantages and disadvantages Of LASIK Surgery
An Assessment Of The Advantages and disadvantages Of LASIK Surgery
 
Los alumnos de 3ro de la Escuela Nº 194 investigaron sobre COPSA
Los alumnos de 3ro de la Escuela Nº 194 investigaron sobre COPSALos alumnos de 3ro de la Escuela Nº 194 investigaron sobre COPSA
Los alumnos de 3ro de la Escuela Nº 194 investigaron sobre COPSA
 
North Carolina Preservation Consortium Grant Opportunities
North Carolina Preservation Consortium Grant OpportunitiesNorth Carolina Preservation Consortium Grant Opportunities
North Carolina Preservation Consortium Grant Opportunities
 
Will be present
Will be presentWill be present
Will be present
 
Insertar.musica,pwer
Insertar.musica,pwerInsertar.musica,pwer
Insertar.musica,pwer
 

Similar to Lecture verilog ii_c

Unit Testing Best Practices
Unit Testing Best PracticesUnit Testing Best Practices
Unit Testing Best Practices
Tomaš Maconko
 
fpgartl-verilog-coding-for-combinational-circuit.pdf
fpgartl-verilog-coding-for-combinational-circuit.pdffpgartl-verilog-coding-for-combinational-circuit.pdf
fpgartl-verilog-coding-for-combinational-circuit.pdf
mohan676910
 
Prepare a Verilog HDL code for the following register Positive Edge.pdf
Prepare a Verilog HDL code for the following register  Positive Edge.pdfPrepare a Verilog HDL code for the following register  Positive Edge.pdf
Prepare a Verilog HDL code for the following register Positive Edge.pdf
ezonesolutions
 

Similar to Lecture verilog ii_c (20)

L3-.pptx
L3-.pptxL3-.pptx
L3-.pptx
 
Synchronization problem with threads
Synchronization problem with threadsSynchronization problem with threads
Synchronization problem with threads
 
Mike Bartley - Innovations for Testing Parallel Software - EuroSTAR 2012
Mike Bartley - Innovations for Testing Parallel Software - EuroSTAR 2012Mike Bartley - Innovations for Testing Parallel Software - EuroSTAR 2012
Mike Bartley - Innovations for Testing Parallel Software - EuroSTAR 2012
 
lect18.pdf
lect18.pdflect18.pdf
lect18.pdf
 
Asufe juniors-training session2
Asufe juniors-training session2Asufe juniors-training session2
Asufe juniors-training session2
 
MODULE 3 process synchronizationnnn.pptx
MODULE 3 process synchronizationnnn.pptxMODULE 3 process synchronizationnnn.pptx
MODULE 3 process synchronizationnnn.pptx
 
Unit Testing Best Practices
Unit Testing Best PracticesUnit Testing Best Practices
Unit Testing Best Practices
 
fpgartl-verilog-coding-for-combinational-circuit.pdf
fpgartl-verilog-coding-for-combinational-circuit.pdffpgartl-verilog-coding-for-combinational-circuit.pdf
fpgartl-verilog-coding-for-combinational-circuit.pdf
 
Lect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute BeginnersLect 7: Verilog Behavioral model for Absolute Beginners
Lect 7: Verilog Behavioral model for Absolute Beginners
 
How to Test Asynchronous Code (v2)
How to Test Asynchronous Code (v2)How to Test Asynchronous Code (v2)
How to Test Asynchronous Code (v2)
 
Verilog ques
Verilog quesVerilog ques
Verilog ques
 
SPARKNaCl: A verified, fast cryptographic library
SPARKNaCl: A verified, fast cryptographic librarySPARKNaCl: A verified, fast cryptographic library
SPARKNaCl: A verified, fast cryptographic library
 
Concurrency on the JVM
Concurrency on the JVMConcurrency on the JVM
Concurrency on the JVM
 
Very largeoptimizationparallel
Very largeoptimizationparallelVery largeoptimizationparallel
Very largeoptimizationparallel
 
Operating System lab
Operating System labOperating System lab
Operating System lab
 
Non blocking programming and waiting
Non blocking programming and waitingNon blocking programming and waiting
Non blocking programming and waiting
 
Prepare a Verilog HDL code for the following register Positive Edge.pdf
Prepare a Verilog HDL code for the following register  Positive Edge.pdfPrepare a Verilog HDL code for the following register  Positive Edge.pdf
Prepare a Verilog HDL code for the following register Positive Edge.pdf
 
Design for Test [DFT]-1 (1).pdf DESIGN DFT
Design for Test [DFT]-1 (1).pdf DESIGN DFTDesign for Test [DFT]-1 (1).pdf DESIGN DFT
Design for Test [DFT]-1 (1).pdf DESIGN DFT
 
CQRS recepies
CQRS recepiesCQRS recepies
CQRS recepies
 
Activation functions and Training Algorithms for Deep Neural network
Activation functions and Training Algorithms for Deep Neural networkActivation functions and Training Algorithms for Deep Neural network
Activation functions and Training Algorithms for Deep Neural network
 

Recently uploaded

Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
Joaquim Jorge
 

Recently uploaded (20)

2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...2024: Domino Containers - The Next Step. News from the Domino Container commu...
2024: Domino Containers - The Next Step. News from the Domino Container commu...
 
Developing An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of BrazilDeveloping An App To Navigate The Roads of Brazil
Developing An App To Navigate The Roads of Brazil
 
AWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of TerraformAWS Community Day CPH - Three problems of Terraform
AWS Community Day CPH - Three problems of Terraform
 
Strategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a FresherStrategies for Landing an Oracle DBA Job as a Fresher
Strategies for Landing an Oracle DBA Job as a Fresher
 
Exploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone ProcessorsExploring the Future Potential of AI-Enabled Smartphone Processors
Exploring the Future Potential of AI-Enabled Smartphone Processors
 
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
Strategies for Unlocking Knowledge Management in Microsoft 365 in the Copilot...
 
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...Workshop - Best of Both Worlds_ Combine  KG and Vector search for  enhanced R...
Workshop - Best of Both Worlds_ Combine KG and Vector search for enhanced R...
 
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, AdobeApidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
Apidays New York 2024 - Scaling API-first by Ian Reasor and Radu Cotescu, Adobe
 
presentation ICT roal in 21st century education
presentation ICT roal in 21st century educationpresentation ICT roal in 21st century education
presentation ICT roal in 21st century education
 
How to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected WorkerHow to Troubleshoot Apps for the Modern Connected Worker
How to Troubleshoot Apps for the Modern Connected Worker
 
Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...Apidays New York 2024 - The value of a flexible API Management solution for O...
Apidays New York 2024 - The value of a flexible API Management solution for O...
 
A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)A Domino Admins Adventures (Engage 2024)
A Domino Admins Adventures (Engage 2024)
 
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot TakeoffStrategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
Strategize a Smooth Tenant-to-tenant Migration and Copilot Takeoff
 
Automating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps ScriptAutomating Google Workspace (GWS) & more with Apps Script
Automating Google Workspace (GWS) & more with Apps Script
 
[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf[2024]Digital Global Overview Report 2024 Meltwater.pdf
[2024]Digital Global Overview Report 2024 Meltwater.pdf
 
Tech Trends Report 2024 Future Today Institute.pdf
Tech Trends Report 2024 Future Today Institute.pdfTech Trends Report 2024 Future Today Institute.pdf
Tech Trends Report 2024 Future Today Institute.pdf
 
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
Mastering MySQL Database Architecture: Deep Dive into MySQL Shell and MySQL R...
 
Artificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and MythsArtificial Intelligence: Facts and Myths
Artificial Intelligence: Facts and Myths
 
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data DiscoveryTrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
TrustArc Webinar - Unlock the Power of AI-Driven Data Discovery
 
HTML Injection Attacks: Impact and Mitigation Strategies
HTML Injection Attacks: Impact and Mitigation StrategiesHTML Injection Attacks: Impact and Mitigation Strategies
HTML Injection Attacks: Impact and Mitigation Strategies
 

Lecture verilog ii_c

  • 1. ECE 287 – Lecture Verilog II Verilog HDL with Sequential Circuits
  • 2. Announcements Next Wednesday Exam II – Nov 15th Last Day to Demo Labs – Nov 14th Project Oral Proposal - Nov 1st
  • 3.
  • 4.
  • 5. What you should know how to use in Verilog •The Golden Rule I •Combinational always blocks •If, Case •Modules instantiated in other modules •? Operator •Groupings •Constants •Conditionals •Logic Operators If you don’t talk to me…
  • 6. Sequential Circuits … example What’s different?
  • 7. Second Golden Rule!!! • Use “=“ in combinational always blocks • Use “<=“ in sequential always blocks
  • 8. Circuit Reset This is how you’ll write most sequential circuits… Include a reset !!!
  • 9. Use fully defined if and case structures… For the following example, what is the value of c?
  • 11. Problem… Build a circuit that has 2, 8 bit multipliers and 1 32 bit multiplier and stores the result in flip-flops. It needs a reset and clock.
  • 12. Problem as a group… Build the ram from last class…
  • 13. Problem Set 1. Build Verilog code for a counter that counts from 0 to 259 and then starts over. 2. Build Verilog code that multiplies by 5.