SlideShare a Scribd company logo
ARSE – The Akya Reconfigurable Scheduled Engine
ARSE 1 is a reconfigurable multi-threaded statically scheduled stream
processor.
The off-line compiler generates both hardware and microcode firmware from an
architectural template and a set of Fixed Point Function definitions. The
generated firmwares are loaded into the Function Memory and can be selected
by the Host System at run-time.
After tape-out the compiler can be given an existing hardware target, this
allows functions to be modified or new functions to be added to the ARSE core.
Example ARSE 1 Core
Key Points:
• High Data throughput. Supports multiple instantiations of the processing
core, driven by a single function memory to further increase data
throughput.
• Multi-Threaded, supports any number of simultaneous threads with
unique input and output cycles.
• Supports either Batch Processing over a range of values (incrementing
between threads) or a Data Stream style input.
• Post-Tape out function Modification.
• Automatic operation-level scheduling reduces design effort and scope for
human error.
• Loads multiple functions into the function memory, facilitating hardware
reuse.
Copyright © 2015 Akya Limited
Generated
Processing
Core
Supporting
Hardware
Function
Memory
Output / Post
Processing
Shared
Resources
(e.g. LUT)
Task
Start Task
Task Done
ARSE 1 EngineHost
Data Stream (optional)

More Related Content

What's hot

High Availability Options for DB2 Data Centre
High Availability Options for DB2 Data CentreHigh Availability Options for DB2 Data Centre
High Availability Options for DB2 Data Centre
terraborealis
 
Linux Performance Tunning Kernel
Linux Performance Tunning KernelLinux Performance Tunning Kernel
Linux Performance Tunning Kernel
Shay Cohen
 
Les 00 intro
Les 00 introLes 00 intro
Les 00 intro
Femi Adeyemi
 
Compare database schemas
Compare database schemasCompare database schemas
Compare database schemas
Dmitry Levsha
 
Aix training in mumbai
Aix training in mumbaiAix training in mumbai
Aix training in mumbai
rajanexusnet
 
A comparison review of DB2 9 Releases
A comparison review of DB2 9 ReleasesA comparison review of DB2 9 Releases
A comparison review of DB2 9 Releases
Deepak Rao
 
A new model assembly tool for chassis at Scania
A new model assembly tool for chassis at ScaniaA new model assembly tool for chassis at Scania
A new model assembly tool for chassis at Scania
Altair
 

What's hot (8)

High Availability Options for DB2 Data Centre
High Availability Options for DB2 Data CentreHigh Availability Options for DB2 Data Centre
High Availability Options for DB2 Data Centre
 
Linux Performance Tunning Kernel
Linux Performance Tunning KernelLinux Performance Tunning Kernel
Linux Performance Tunning Kernel
 
AWS
AWSAWS
AWS
 
Les 00 intro
Les 00 introLes 00 intro
Les 00 intro
 
Compare database schemas
Compare database schemasCompare database schemas
Compare database schemas
 
Aix training in mumbai
Aix training in mumbaiAix training in mumbai
Aix training in mumbai
 
A comparison review of DB2 9 Releases
A comparison review of DB2 9 ReleasesA comparison review of DB2 9 Releases
A comparison review of DB2 9 Releases
 
A new model assembly tool for chassis at Scania
A new model assembly tool for chassis at ScaniaA new model assembly tool for chassis at Scania
A new model assembly tool for chassis at Scania
 

Similar to ARSE 1

finaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdf
finaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdffinaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdf
finaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdf
NazarAhmadAlkhidir
 
esunit1.pptx
esunit1.pptxesunit1.pptx
esunit1.pptx
AmitKumar7572
 
Unit 2 processor&memory-organisation
Unit 2 processor&memory-organisationUnit 2 processor&memory-organisation
Unit 2 processor&memory-organisation
Pavithra S
 
Unit 1 processormemoryorganisation
Unit 1 processormemoryorganisationUnit 1 processormemoryorganisation
Unit 1 processormemoryorganisation
Karunamoorthy B
 
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Cesar Maciel
 
E scala design platform
E scala design platformE scala design platform
E scala design platform
esenciatech
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
Deepak Shankar
 
PCA_Admin_Presentation-1.pptx
PCA_Admin_Presentation-1.pptxPCA_Admin_Presentation-1.pptx
PCA_Admin_Presentation-1.pptx
ssuser21ded1
 
Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
Revathi Subramaniam
 
oda-x6-2sm-DATA SHEET
oda-x6-2sm-DATA SHEEToda-x6-2sm-DATA SHEET
oda-x6-2sm-DATA SHEETDaryll Whyte
 
Digital signal processor architecture
Digital signal processor architectureDigital signal processor architecture
Digital signal processor architecture
komal mistry
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
Intel® Software
 
E880 datasheet
E880 datasheetE880 datasheet
E880 datasheet
Sanjoy Dasgupta
 
Computer Organization: Introduction to Microprocessor and Microcontroller
Computer Organization: Introduction to Microprocessor and MicrocontrollerComputer Organization: Introduction to Microprocessor and Microcontroller
Computer Organization: Introduction to Microprocessor and Microcontroller
AmrutaMehata
 
Arm processor
Arm processorArm processor
Arm processor
SHREEHARI WADAWADAGI
 
Intel i7 Technologies
Intel i7 TechnologiesIntel i7 Technologies
Intel i7 TechnologiesBibhu Biswal
 
Sys cat i181e-en-07+sysmac studio
Sys cat i181e-en-07+sysmac studioSys cat i181e-en-07+sysmac studio
Sys cat i181e-en-07+sysmac studio
Maulana Kharis
 
Hyper threading
Hyper threadingHyper threading
Hyper threading
Anmol Purohit
 

Similar to ARSE 1 (20)

finaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdf
finaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdffinaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdf
finaldraft-intelcorei5processorsarchitecture-130207093535-phpapp01.pdf
 
esunit1.pptx
esunit1.pptxesunit1.pptx
esunit1.pptx
 
Unit 2 processor&memory-organisation
Unit 2 processor&memory-organisationUnit 2 processor&memory-organisation
Unit 2 processor&memory-organisation
 
Unit 1 processormemoryorganisation
Unit 1 processormemoryorganisationUnit 1 processormemoryorganisation
Unit 1 processormemoryorganisation
 
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
Heterogeneous Computing on POWER - IBM and OpenPOWER technologies to accelera...
 
E scala design platform
E scala design platformE scala design platform
E scala design platform
 
Mirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP LibraryMirabilis_Design AMD Versal System-Level IP Library
Mirabilis_Design AMD Versal System-Level IP Library
 
PCA_Admin_Presentation-1.pptx
PCA_Admin_Presentation-1.pptxPCA_Admin_Presentation-1.pptx
PCA_Admin_Presentation-1.pptx
 
IBM Netezza
IBM NetezzaIBM Netezza
IBM Netezza
 
Introduction to embedded system
Introduction to embedded systemIntroduction to embedded system
Introduction to embedded system
 
ODA X6-2SM
ODA X6-2SMODA X6-2SM
ODA X6-2SM
 
oda-x6-2sm-DATA SHEET
oda-x6-2sm-DATA SHEEToda-x6-2sm-DATA SHEET
oda-x6-2sm-DATA SHEET
 
Digital signal processor architecture
Digital signal processor architectureDigital signal processor architecture
Digital signal processor architecture
 
Best Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing ClustersBest Practices and Performance Studies for High-Performance Computing Clusters
Best Practices and Performance Studies for High-Performance Computing Clusters
 
E880 datasheet
E880 datasheetE880 datasheet
E880 datasheet
 
Computer Organization: Introduction to Microprocessor and Microcontroller
Computer Organization: Introduction to Microprocessor and MicrocontrollerComputer Organization: Introduction to Microprocessor and Microcontroller
Computer Organization: Introduction to Microprocessor and Microcontroller
 
Arm processor
Arm processorArm processor
Arm processor
 
Intel i7 Technologies
Intel i7 TechnologiesIntel i7 Technologies
Intel i7 Technologies
 
Sys cat i181e-en-07+sysmac studio
Sys cat i181e-en-07+sysmac studioSys cat i181e-en-07+sysmac studio
Sys cat i181e-en-07+sysmac studio
 
Hyper threading
Hyper threadingHyper threading
Hyper threading
 

ARSE 1

  • 1. ARSE – The Akya Reconfigurable Scheduled Engine ARSE 1 is a reconfigurable multi-threaded statically scheduled stream processor. The off-line compiler generates both hardware and microcode firmware from an architectural template and a set of Fixed Point Function definitions. The generated firmwares are loaded into the Function Memory and can be selected by the Host System at run-time. After tape-out the compiler can be given an existing hardware target, this allows functions to be modified or new functions to be added to the ARSE core. Example ARSE 1 Core Key Points: • High Data throughput. Supports multiple instantiations of the processing core, driven by a single function memory to further increase data throughput. • Multi-Threaded, supports any number of simultaneous threads with unique input and output cycles. • Supports either Batch Processing over a range of values (incrementing between threads) or a Data Stream style input. • Post-Tape out function Modification. • Automatic operation-level scheduling reduces design effort and scope for human error. • Loads multiple functions into the function memory, facilitating hardware reuse. Copyright © 2015 Akya Limited Generated Processing Core Supporting Hardware Function Memory Output / Post Processing Shared Resources (e.g. LUT) Task Start Task Task Done ARSE 1 EngineHost Data Stream (optional)