Algorithm and architecture design of the h.265 hevc intra encoder
•Download as DOCX, PDF•
0 likes•150 views
I3E Technologies, #23/A, 2nd Floor SKS Complex, Opp. Bus Stand, Karur-639 001. IEEE PROJECTS AVAILABLE, NON-IEEE PROJECTS AVAILABLE, APPLICATION BASED PROJECTS AVAILABLE, MINI-PROJECTS AVAILABLE. Mobile : 99436 99916, 99436 99926, 99436 99936 Mail ID: i3eprojectskarur@gmail.com Web: www.i3etechnologies.com, www.i3eprojects.com
Recommended
More Related Content
Similar to Algorithm and architecture design of the h.265 hevc intra encoder
Similar to Algorithm and architecture design of the h.265 hevc intra encoder (20)
More from I3E Technologies
More from I3E Technologies (20)
Recently uploaded
Recently uploaded (20)
Algorithm and architecture design of the h.265 hevc intra encoder
- 1. ALGORITHM AND ARCHITECTURE DESIGN OF THE H.265/HEVC INTRA ENCODER ABSTRACT: Improved video coding techniques introduced in the h.265/hevc standard allow video encoders to achieve better compression efficiencies. On the other hand the increased complexity requires a new design methodology able to face challenges associated with ever higher spatio-temporal resolutions. The paper presents the computationally-scalable algorithm and its hardware architecture able to support the intra encoding up to the 2160p@30fps resolution. The scalability allows the tradeoff between the throughput and the compression efficiency. In particular, the encoder is able to check a variable number of candidate modes. The rate estimation based on bin counting and the distortion estimation in the transform domain simplify the rate-distortion analysis and enable the evaluation of a great number of candidate intra modes. The encoder preselects candidate modes by the processing of 8×8 predictions computed from original samples. The preselection shares hardware resources used for the processing of predictions generated from reconstructed samples. To support intra 4×4 modes for the 2160p@30fps resolution, the encoder incorporates a separate reconstruction loop.