SlideShare a Scribd company logo
1 of 3
Download to read offline
Page 1 of 3
ASIC Verification/Formal Verification Engineer
Darshan H
Mob.No:8880658897
E-mail:hdarshan4u@gmail.com
Address:#225, 3rd
H cross, Jodibavi road,
Rukmininagar, Bangalore-560073
OObbjjeeccttiivvee
To be associated with progressive organization that gives me scope to update my skills according to
latest trends, especially in the VLSI domain and be a part of the team that dynamically works towards the
growth of organization.
EExxppeerriieennccee SSuummmmaarryy
Overall 3+ years of industry experience, which includes close to 2 years of experience in ASIC
verification.
June 2016 till date: Working as Verification Engineer with Microchip Technologies, in Wireless Solution
Group (WSG) presilicon functional verification team.
June 2015 to May 2016: Worked as full time Verification Intern with Microchip Technologies, in
MCU32 presilicon functional verification team.
Sep 2011 to May 2013: Worked as Assistant System Engineer with Tata Consultancy Services, for a
client Avery Dennison.
SSkkiillll SSeett
Languages : SystemVerilog, SystemVerilog Assertions, C, OOPS.
Tools : Questasim, Qformal,Verdi debug , BPPM, BMC remedy.
Protocol/Methodology : I2C.
Expertise : Functional verification, Formal verification, ASIC flow.
PPrrooffeessssiioonnaall EExxppeerriieennccee
Projects executed .
Company: Microchip Technologies
Page 2 of 3
NextGen Bluetooth Audio chip:
Working on full chip verification of Bluetooth audio chip, Bluetooth audio microcontroller provides
low cost Bluetooth audio solutions and is targeted for the applications like neckband headsets, portable
Bluetooth speakers, soundbars, gaming headphones, call center headsets.
∑ I2C module:
I2C controller is a serial communication protocol used in Bluetooth audio chip to
communicate with an optional in-package EEPROM, and for general purpose usage like display
drivers, A/D converters.
ÿ Developed tests to verify the functionality of the module.
ÿ Developed BFM to verify I2C protocol.
ÿ Developed System Verilog Assertions to verify functionality of the module.
ÿ Developed covergroups and coverpoints to capture the coverage.
∑ Watch Dog Timer(WDT) module:
WDT controller is used in Bluetooth audio chip to prevent any run away code by resetting CPU, if WDT
is not serviced within allotted time, can be used in display devices.
ÿ Developed tests to verify the functionality of the module.
ÿ Developed System Verilog Assertions to verify functionality of the module.
ÿ Developed covergroups and coverpoints to capture the coverage.
∑ Configuration registers:
Configuration registers consists of several configuration bits which represents several module enables,
also sets the calibration of different modules.
ÿ Understanding of the given requirements.
ÿ Developed SystemVerilog Assertions and Coverpoints according to appropriate requirements.
ÿ Ran the simulation and reviewed coverage holes.
ÿ Achieved 100% functional coverage, verifying the module.
∑ Formal verification:
In Formal verification we verify connections of different modules in Bluetooth audio chip
using Questasim’s qformal tool.
ÿ Verified connectivity checks of different modules using Questasim’s qformal tool.
ÿ Debugging the failure of different connections using Qformal tool.
Page 3 of 3
Pojects executed at Tata Consultancy services.
Client: Avery Dennison
Description:
Avery Dennison is a recognized industry leader that develops innovative identification and decorative
solutions for business and consumers worldwide. The Company’s products include pressure-sensitive
labeling materials, office products, specialty tapes and a variety of specialized labels for automotive,
industrial and durable goods applications.
Responsibilities.
ÿ Work flow automation of service management.
ÿ Administration of BPPM tool according to service requirements.
ÿ Administration of BMC remedy tool.
AAccaaddeemmiicc QQuuaalliiffiiccaattiioonn
Degree
Year of
Passing
Percentag
e/CGPA
University/College
M.Tech(Microelectronics)
B E (Electronics and Communications)
2016
2011
8.5
75.1
Manipal Institute of
Technology, Manipal,
Karnataka
Dr Ambedkar Institute of
technology, VTU,
Bangalore.
12th
2007 87.66 BEL PU College,
Bangalore
10th
2005 84.96 Jindal Public School,
Bangalore.
AWARDS & ACHIEVEMENTS
∑ Appreciated for completing the assigned work well before the deadlines.
∑ Hired as contract employee, based on the performance during internship at Microchip
Technologies.
∑ Secured 96 percentile GATE 2014.
∑ Successfully completed NCC ‘A’ Certificate examination, 1st place in Drill competition(NCC).
I hereby declare that the above mentioned details are true at the best of my knowledge.
Darshan H

More Related Content

Viewers also liked

Presentación del curso
Presentación del cursoPresentación del curso
Presentación del curso
Diana De León
 
Presentacion Examen Semestral
Presentacion Examen SemestralPresentacion Examen Semestral
Presentacion Examen Semestral
data_daniela
 

Viewers also liked (12)

S3 gleon visibilidad_y_diseminacion_del_conoc
S3 gleon visibilidad_y_diseminacion_del_conocS3 gleon visibilidad_y_diseminacion_del_conoc
S3 gleon visibilidad_y_diseminacion_del_conoc
 
REGISTRO DE POZO (TODO RESUMIDO)
REGISTRO DE POZO  (TODO RESUMIDO)REGISTRO DE POZO  (TODO RESUMIDO)
REGISTRO DE POZO (TODO RESUMIDO)
 
3 la comunidad de israel
3  la comunidad de israel3  la comunidad de israel
3 la comunidad de israel
 
Presentación del curso
Presentación del cursoPresentación del curso
Presentación del curso
 
Ambientes
AmbientesAmbientes
Ambientes
 
استراتيجيات التعامل مع ضغوط العمل وتحليل المشكلات واتخاذ القرارات
استراتيجيات التعامل مع ضغوط العمل وتحليل المشكلات واتخاذ القراراتاستراتيجيات التعامل مع ضغوط العمل وتحليل المشكلات واتخاذ القرارات
استراتيجيات التعامل مع ضغوط العمل وتحليل المشكلات واتخاذ القرارات
 
Presentacion Examen Semestral
Presentacion Examen SemestralPresentacion Examen Semestral
Presentacion Examen Semestral
 
Flores y trenza de cinta
Flores y trenza de cintaFlores y trenza de cinta
Flores y trenza de cinta
 
Moy razmer
Moy razmerMoy razmer
Moy razmer
 
Klokovva
KlokovvaKlokovva
Klokovva
 
Kupu-Kupu Jakarta : Salah satu harta karun tersisa di Ibu Kota Indonesia
Kupu-Kupu Jakarta : Salah satu harta karun tersisa di Ibu Kota IndonesiaKupu-Kupu Jakarta : Salah satu harta karun tersisa di Ibu Kota Indonesia
Kupu-Kupu Jakarta : Salah satu harta karun tersisa di Ibu Kota Indonesia
 
EFCC ALERT APRIL, 2016
EFCC ALERT APRIL, 2016EFCC ALERT APRIL, 2016
EFCC ALERT APRIL, 2016
 

Similar to Darshan_resume (20)

New resume 2years exp
New resume 2years expNew resume 2years exp
New resume 2years exp
 
Rajkiran.A-QA with 4.1 yrs exp in software testing
Rajkiran.A-QA with 4.1 yrs exp in software testingRajkiran.A-QA with 4.1 yrs exp in software testing
Rajkiran.A-QA with 4.1 yrs exp in software testing
 
Subodh_REsume_Networking_Engg
Subodh_REsume_Networking_EnggSubodh_REsume_Networking_Engg
Subodh_REsume_Networking_Engg
 
Resume
ResumeResume
Resume
 
Pavithra_TestEngineer
Pavithra_TestEngineerPavithra_TestEngineer
Pavithra_TestEngineer
 
Aravind Resume
Aravind ResumeAravind Resume
Aravind Resume
 
Resume_NIT
Resume_NITResume_NIT
Resume_NIT
 
MANUAL TEST ENGINEER
MANUAL TEST ENGINEERMANUAL TEST ENGINEER
MANUAL TEST ENGINEER
 
aravinth res-1
aravinth res-1aravinth res-1
aravinth res-1
 
Karthic 2015
Karthic 2015Karthic 2015
Karthic 2015
 
Resume
ResumeResume
Resume
 
Pavan.R_resume
Pavan.R_resumePavan.R_resume
Pavan.R_resume
 
9 yrs of Testing Exp_STB and DSL gateway products
9 yrs of Testing Exp_STB and DSL gateway products9 yrs of Testing Exp_STB and DSL gateway products
9 yrs of Testing Exp_STB and DSL gateway products
 
Shivakumara D R
Shivakumara D R Shivakumara D R
Shivakumara D R
 
1437322195130Resume_SURENDAR(1)
1437322195130Resume_SURENDAR(1)1437322195130Resume_SURENDAR(1)
1437322195130Resume_SURENDAR(1)
 
RESUME SCHNEIDER
RESUME SCHNEIDERRESUME SCHNEIDER
RESUME SCHNEIDER
 
MR_Resume
MR_ResumeMR_Resume
MR_Resume
 
Ganesh Manjunath Resume
Ganesh Manjunath ResumeGanesh Manjunath Resume
Ganesh Manjunath Resume
 
HEENA ARORA
HEENA ARORAHEENA ARORA
HEENA ARORA
 
Siva_resume
Siva_resumeSiva_resume
Siva_resume
 

Darshan_resume

  • 1. Page 1 of 3 ASIC Verification/Formal Verification Engineer Darshan H Mob.No:8880658897 E-mail:hdarshan4u@gmail.com Address:#225, 3rd H cross, Jodibavi road, Rukmininagar, Bangalore-560073 OObbjjeeccttiivvee To be associated with progressive organization that gives me scope to update my skills according to latest trends, especially in the VLSI domain and be a part of the team that dynamically works towards the growth of organization. EExxppeerriieennccee SSuummmmaarryy Overall 3+ years of industry experience, which includes close to 2 years of experience in ASIC verification. June 2016 till date: Working as Verification Engineer with Microchip Technologies, in Wireless Solution Group (WSG) presilicon functional verification team. June 2015 to May 2016: Worked as full time Verification Intern with Microchip Technologies, in MCU32 presilicon functional verification team. Sep 2011 to May 2013: Worked as Assistant System Engineer with Tata Consultancy Services, for a client Avery Dennison. SSkkiillll SSeett Languages : SystemVerilog, SystemVerilog Assertions, C, OOPS. Tools : Questasim, Qformal,Verdi debug , BPPM, BMC remedy. Protocol/Methodology : I2C. Expertise : Functional verification, Formal verification, ASIC flow. PPrrooffeessssiioonnaall EExxppeerriieennccee Projects executed . Company: Microchip Technologies
  • 2. Page 2 of 3 NextGen Bluetooth Audio chip: Working on full chip verification of Bluetooth audio chip, Bluetooth audio microcontroller provides low cost Bluetooth audio solutions and is targeted for the applications like neckband headsets, portable Bluetooth speakers, soundbars, gaming headphones, call center headsets. ∑ I2C module: I2C controller is a serial communication protocol used in Bluetooth audio chip to communicate with an optional in-package EEPROM, and for general purpose usage like display drivers, A/D converters. ÿ Developed tests to verify the functionality of the module. ÿ Developed BFM to verify I2C protocol. ÿ Developed System Verilog Assertions to verify functionality of the module. ÿ Developed covergroups and coverpoints to capture the coverage. ∑ Watch Dog Timer(WDT) module: WDT controller is used in Bluetooth audio chip to prevent any run away code by resetting CPU, if WDT is not serviced within allotted time, can be used in display devices. ÿ Developed tests to verify the functionality of the module. ÿ Developed System Verilog Assertions to verify functionality of the module. ÿ Developed covergroups and coverpoints to capture the coverage. ∑ Configuration registers: Configuration registers consists of several configuration bits which represents several module enables, also sets the calibration of different modules. ÿ Understanding of the given requirements. ÿ Developed SystemVerilog Assertions and Coverpoints according to appropriate requirements. ÿ Ran the simulation and reviewed coverage holes. ÿ Achieved 100% functional coverage, verifying the module. ∑ Formal verification: In Formal verification we verify connections of different modules in Bluetooth audio chip using Questasim’s qformal tool. ÿ Verified connectivity checks of different modules using Questasim’s qformal tool. ÿ Debugging the failure of different connections using Qformal tool.
  • 3. Page 3 of 3 Pojects executed at Tata Consultancy services. Client: Avery Dennison Description: Avery Dennison is a recognized industry leader that develops innovative identification and decorative solutions for business and consumers worldwide. The Company’s products include pressure-sensitive labeling materials, office products, specialty tapes and a variety of specialized labels for automotive, industrial and durable goods applications. Responsibilities. ÿ Work flow automation of service management. ÿ Administration of BPPM tool according to service requirements. ÿ Administration of BMC remedy tool. AAccaaddeemmiicc QQuuaalliiffiiccaattiioonn Degree Year of Passing Percentag e/CGPA University/College M.Tech(Microelectronics) B E (Electronics and Communications) 2016 2011 8.5 75.1 Manipal Institute of Technology, Manipal, Karnataka Dr Ambedkar Institute of technology, VTU, Bangalore. 12th 2007 87.66 BEL PU College, Bangalore 10th 2005 84.96 Jindal Public School, Bangalore. AWARDS & ACHIEVEMENTS ∑ Appreciated for completing the assigned work well before the deadlines. ∑ Hired as contract employee, based on the performance during internship at Microchip Technologies. ∑ Secured 96 percentile GATE 2014. ∑ Successfully completed NCC ‘A’ Certificate examination, 1st place in Drill competition(NCC). I hereby declare that the above mentioned details are true at the best of my knowledge. Darshan H