SlideShare a Scribd company logo
1 of 13
Memory mapped I/O and
Isolated I/O
Presented by:
• Bharat Kharbanda
• Shubham Tongaria
• Arpit Pahwa
INTRODUCTION
 As a CPU needs to communicate with the various memory and input-
output devices (I/O) as we know data between the processor and these
devices flow with the help of the system bus. There are three ways in
which system bus can be allotted to them :
1. Separate set of address, control and data bus to I/O and memory.
2. Have common bus (data and address) for I/O and memory but separate control
lines.
3. Have common bus (data, address, and control) for I/O and memory.
 In first case it is simple because both have different set of address space and
instruction but require more buses.
 The microprocessor obviously is not used as a single unit. It
needs to be linked with memory, extra peripherals, or I/O devices.
This linking can also be called as Interfacing. An interface acts
as a communication channel between the processor and the
externally interfaced device.
 I/O interfacing is the link between the processor or CPU and the
various I/O peripherals such as the keyboard, printer, mouse, etc.
Such type of interfacing is referred to as I/O Interfacing.
 The interfacing of the I/O devices can be done in two ways:
1. Memory-Mapped I/O Interfacing
2. Standard I/O Mapped I/O Interfacing (also known as isolated I/O
interfacing).
Isolated I/O –
 Then we have Isolated I/O in which we Have common
bus(data and address) for I/O and memory but separate read
and write control lines for I/O. So when CPU decode
instruction then if data is for I/O then it places the address on
the address line and set I/O read or write control line on due
to which data transfer occurs between CPU and I/O. As the
address space of memory and I/O is isolated and the name is
so. The address for I/O here is called ports. Here we have
different read-write instruction for both I/O and memory.

ADVANTAGES
• There is minimal logic involved in decoding a
discrete address for the interfaced peripheral.
• We get special instructions only for I/O.
• Since these I/Os have a separate address space (8-
bits), the entire 64K bytes (16-bit address line) is
available just for memory.
• The whole system is smaller and less complicated.
• This method works faster due to lesser delays.
DISADVANTAGES
• Compared to the Memory Mapped I/O, more instructions are required to complete
the same task.
• Arithmetic and Logical instructions cannot be applied to the data.
• Less powerful and flexible than memory-mapped I/O.
• We need extra control signal lines to switch between the two different address
spaces that are created in I/O mapped I/O. This increases the number of pins.
We get two separate address spaces
when we use IO mapped IO method
to interface I/O devices. The I/O
devices get their own special
memory space. We can choose
which address space to
communicate with using the IO/M
pin.
Memory Mapped I/O –
 In this case every bus in common due to which the same set of
instructions work for memory and I/O. Hence we manipulate I/O same as
memory and both have same address space, due to which addressing
capability of memory become less because some part is occupied by the
I/O.
ADVANTAGES
• This method of interfacing gives us a single address space, as well as a common set of
instructions to be used for both the memory & I/O operations.
• The memory ordering rules & memory barriers can be defined here, which will apply both to
the device accesses and normal memory.
• An entirely different set of opcodes for I/O commands is not necessary. Instead, you can reuse
your ordinary memory access instructions.
• The same memory mapping mechanisms which are used for other memory can be used to
gain access to the devices as well.
• It is very beneficial to use the low-latency buses in the system.
• The I/O intensive operations can be much quicker since the information content need not be
copied between the kernel space and the user space.
• Separate control signals are not required since there is no switching between two different
address spaces. We just have one unified address space for both memory and I/O devices.
This saves time as well as real-estate on the chip.
• With respect to 8085, the address lines are of 16-bits, so you get an option of using up to 64k
I/O ports, as opposed to just 256 in I/O mapped I/O.
DISADVANTAGES
• The working of the cache controller gets complicated, as the interfaced peripherals
differ in their behavior when compared to normal memory. We’ll read about this in detail
later in our embedded systems course track.
• The instruction scheduling becomes more difficult as the processor cannot recognize if
any information is loaded/stored in the memory or in the device.
• The entire address bus has to be fully decoded for every peripheral. Say, a machine
with a 64-bit address bus will need logic gates to resolve the states of all the 64
address lines, to decode the particular address of any peripheral properly.
• The more the system bit configuration, the more is the cost of adding the machine with
extra complex hardware.
• The mode works much slower than I/O mapped I/O interfacing.
Memory-mapped I/O gives us a unified
address space for both, memory and I/O

THANKYOU!

More Related Content

What's hot

Auxiliary memory
Auxiliary memoryAuxiliary memory
Auxiliary memoryYuvrajVyas2
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architectureFaisal Hussain
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing ModesMayank Garg
 
8237 dma controller
8237 dma controller8237 dma controller
8237 dma controllerTech_MX
 
Computer instructions
Computer instructionsComputer instructions
Computer instructionsAnuj Modi
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memoryMazin Alwaaly
 
carry look ahead adder
carry look ahead addercarry look ahead adder
carry look ahead adderASHISH MANI
 
Input Output Operations
Input Output OperationsInput Output Operations
Input Output Operationskdisthere
 
Cache memory
Cache memoryCache memory
Cache memoryAnuj Modi
 
MPMC Microprocessor
MPMC MicroprocessorMPMC Microprocessor
MPMC MicroprocessorA.S. Krishna
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)Page Maker
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086saurav kumar
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and ArchitectureVinit Raut
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organizationTushar B Kute
 

What's hot (20)

Auxiliary memory
Auxiliary memoryAuxiliary memory
Auxiliary memory
 
Memory organization in computer architecture
Memory organization in computer architectureMemory organization in computer architecture
Memory organization in computer architecture
 
Addressing Modes
Addressing ModesAddressing Modes
Addressing Modes
 
8237 dma controller
8237 dma controller8237 dma controller
8237 dma controller
 
Unit 4-booth algorithm
Unit 4-booth algorithmUnit 4-booth algorithm
Unit 4-booth algorithm
 
Computer instructions
Computer instructionsComputer instructions
Computer instructions
 
Computer architecture cache memory
Computer architecture cache memoryComputer architecture cache memory
Computer architecture cache memory
 
Pci,usb,scsi bus
Pci,usb,scsi busPci,usb,scsi bus
Pci,usb,scsi bus
 
carry look ahead adder
carry look ahead addercarry look ahead adder
carry look ahead adder
 
Memory Organization
Memory OrganizationMemory Organization
Memory Organization
 
Input Output Operations
Input Output OperationsInput Output Operations
Input Output Operations
 
Cache memory
Cache memoryCache memory
Cache memory
 
MPMC Microprocessor
MPMC MicroprocessorMPMC Microprocessor
MPMC Microprocessor
 
Direct Memory Access(DMA)
Direct Memory Access(DMA)Direct Memory Access(DMA)
Direct Memory Access(DMA)
 
Addressing modes of 8086
Addressing modes of 8086Addressing modes of 8086
Addressing modes of 8086
 
8086 memory segmentation
8086 memory segmentation8086 memory segmentation
8086 memory segmentation
 
Processor Organization and Architecture
Processor Organization and ArchitectureProcessor Organization and Architecture
Processor Organization and Architecture
 
Input output interface
Input output interfaceInput output interface
Input output interface
 
Microprogrammed Control Unit
Microprogrammed Control UnitMicroprogrammed Control Unit
Microprogrammed Control Unit
 
Computer architecture and organization
Computer architecture and organizationComputer architecture and organization
Computer architecture and organization
 

Similar to Memory-mapped I/O and Isolated I/O: Communication Methods

Input output accessing
Input output accessingInput output accessing
Input output accessingankitraosingh
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacingdeval patel
 
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdfPart of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdfAbhishekkumar397974
 
memory organi.pptx
memory organi.pptxmemory organi.pptx
memory organi.pptxprakashpacet
 
CS304PC:Computer Organization and Architecture Unit IV_merged.pdf
CS304PC:Computer Organization and Architecture Unit IV_merged.pdfCS304PC:Computer Organization and Architecture Unit IV_merged.pdf
CS304PC:Computer Organization and Architecture Unit IV_merged.pdfAsst.prof M.Gokilavani
 
Input_Output_Organization.pptx
Input_Output_Organization.pptxInput_Output_Organization.pptx
Input_Output_Organization.pptxSherinRappai
 
IO and file systems
IO and file systems IO and file systems
IO and file systems EktaVaswani2
 
The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...Sindhu Mani
 
Difference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanDifference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanKailas Kharse
 
EC 8691 Microprocessor and Microcontroller.pptx
EC 8691 Microprocessor and Microcontroller.pptxEC 8691 Microprocessor and Microcontroller.pptx
EC 8691 Microprocessor and Microcontroller.pptxGobinathAECEJRF1101
 
4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdfarpowersarps
 

Similar to Memory-mapped I/O and Isolated I/O: Communication Methods (20)

Input output accessing
Input output accessingInput output accessing
Input output accessing
 
Memory & I/O interfacing
Memory & I/O  interfacingMemory & I/O  interfacing
Memory & I/O interfacing
 
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdfPart of UNIT2 Memory mapped IOjkl;'lk.pdf
Part of UNIT2 Memory mapped IOjkl;'lk.pdf
 
MPMC.pptx
MPMC.pptxMPMC.pptx
MPMC.pptx
 
memory organi.pptx
memory organi.pptxmemory organi.pptx
memory organi.pptx
 
CS304PC:Computer Organization and Architecture Unit IV_merged.pdf
CS304PC:Computer Organization and Architecture Unit IV_merged.pdfCS304PC:Computer Organization and Architecture Unit IV_merged.pdf
CS304PC:Computer Organization and Architecture Unit IV_merged.pdf
 
Input_Output_Organization.pptx
Input_Output_Organization.pptxInput_Output_Organization.pptx
Input_Output_Organization.pptx
 
Unit 5
Unit 5Unit 5
Unit 5
 
Unit4_IO_13623_AnilRawat.ppt
Unit4_IO_13623_AnilRawat.pptUnit4_IO_13623_AnilRawat.ppt
Unit4_IO_13623_AnilRawat.ppt
 
IO and file systems
IO and file systems IO and file systems
IO and file systems
 
The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...The primary purpose of memory interfacing is to facilitate the transfer of da...
The primary purpose of memory interfacing is to facilitate the transfer of da...
 
Difference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neumanDifference Between CISC RISC, Harward & Von-neuman
Difference Between CISC RISC, Harward & Von-neuman
 
Io devies
Io deviesIo devies
Io devies
 
Lecture 34
Lecture 34Lecture 34
Lecture 34
 
EC 8691 Microprocessor and Microcontroller.pptx
EC 8691 Microprocessor and Microcontroller.pptxEC 8691 Microprocessor and Microcontroller.pptx
EC 8691 Microprocessor and Microcontroller.pptx
 
Ch04-new.pptx
Ch04-new.pptxCh04-new.pptx
Ch04-new.pptx
 
4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf4.1 Introduction 145• In this section, we first take a gander at a.pdf
4.1 Introduction 145• In this section, we first take a gander at a.pdf
 
Interfacingiodevice
InterfacingiodeviceInterfacingiodevice
Interfacingiodevice
 
Notes chapter 6
Notes chapter  6Notes chapter  6
Notes chapter 6
 
Interfacing
InterfacingInterfacing
Interfacing
 

Recently uploaded

Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort servicejennyeacort
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionDr.Costas Sachpazis
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)Dr SOUNDIRARAJ N
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...VICTOR MAESTRE RAMIREZ
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHC Sai Kiran
 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...srsj9000
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptSAURABHKUMAR892774
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024Mark Billinghurst
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEroselinkalist12
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AIabhishek36461
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girlsssuser7cb4ff
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .Satyam Kumar
 
DATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage exampleDATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage examplePragyanshuParadkar1
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfROCENODodongVILLACER
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile servicerehmti665
 
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptxApplication of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx959SahilShah
 

Recently uploaded (20)

9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
9953056974 Call Girls In South Ex, Escorts (Delhi) NCR.pdf
 
young call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Serviceyoung call girls in Green Park🔝 9953056974 🔝 escort Service
young call girls in Green Park🔝 9953056974 🔝 escort Service
 
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort serviceGurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
Gurgaon ✡️9711147426✨Call In girls Gurgaon Sector 51 escort service
 
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective IntroductionSachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
Sachpazis Costas: Geotechnical Engineering: A student's Perspective Introduction
 
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
UNIT III ANALOG ELECTRONICS (BASIC ELECTRONICS)
 
Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...Software and Systems Engineering Standards: Verification and Validation of Sy...
Software and Systems Engineering Standards: Verification and Validation of Sy...
 
Introduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECHIntroduction to Machine Learning Unit-3 for II MECH
Introduction to Machine Learning Unit-3 for II MECH
 
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
Gfe Mayur Vihar Call Girls Service WhatsApp -> 9999965857 Available 24x7 ^ De...
 
Arduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.pptArduino_CSE ece ppt for working and principal of arduino.ppt
Arduino_CSE ece ppt for working and principal of arduino.ppt
 
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptxExploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
Exploring_Network_Security_with_JA3_by_Rakesh Seal.pptx
 
IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024IVE Industry Focused Event - Defence Sector 2024
IVE Industry Focused Event - Defence Sector 2024
 
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETEINFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
INFLUENCE OF NANOSILICA ON THE PROPERTIES OF CONCRETE
 
Past, Present and Future of Generative AI
Past, Present and Future of Generative AIPast, Present and Future of Generative AI
Past, Present and Future of Generative AI
 
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
VICTOR MAESTRE RAMIREZ - Planetary Defender on NASA's Double Asteroid Redirec...
 
Call Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call GirlsCall Girls Narol 7397865700 Independent Call Girls
Call Girls Narol 7397865700 Independent Call Girls
 
Churning of Butter, Factors affecting .
Churning of Butter, Factors affecting  .Churning of Butter, Factors affecting  .
Churning of Butter, Factors affecting .
 
DATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage exampleDATA ANALYTICS PPT definition usage example
DATA ANALYTICS PPT definition usage example
 
Risk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdfRisk Assessment For Installation of Drainage Pipes.pdf
Risk Assessment For Installation of Drainage Pipes.pdf
 
Call Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile serviceCall Girls Delhi {Jodhpur} 9711199012 high profile service
Call Girls Delhi {Jodhpur} 9711199012 high profile service
 
Application of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptxApplication of Residue Theorem to evaluate real integrations.pptx
Application of Residue Theorem to evaluate real integrations.pptx
 

Memory-mapped I/O and Isolated I/O: Communication Methods

  • 1. Memory mapped I/O and Isolated I/O Presented by: • Bharat Kharbanda • Shubham Tongaria • Arpit Pahwa
  • 2. INTRODUCTION  As a CPU needs to communicate with the various memory and input- output devices (I/O) as we know data between the processor and these devices flow with the help of the system bus. There are three ways in which system bus can be allotted to them : 1. Separate set of address, control and data bus to I/O and memory. 2. Have common bus (data and address) for I/O and memory but separate control lines. 3. Have common bus (data, address, and control) for I/O and memory.  In first case it is simple because both have different set of address space and instruction but require more buses.
  • 3.  The microprocessor obviously is not used as a single unit. It needs to be linked with memory, extra peripherals, or I/O devices. This linking can also be called as Interfacing. An interface acts as a communication channel between the processor and the externally interfaced device.  I/O interfacing is the link between the processor or CPU and the various I/O peripherals such as the keyboard, printer, mouse, etc. Such type of interfacing is referred to as I/O Interfacing.  The interfacing of the I/O devices can be done in two ways: 1. Memory-Mapped I/O Interfacing 2. Standard I/O Mapped I/O Interfacing (also known as isolated I/O interfacing).
  • 4. Isolated I/O –  Then we have Isolated I/O in which we Have common bus(data and address) for I/O and memory but separate read and write control lines for I/O. So when CPU decode instruction then if data is for I/O then it places the address on the address line and set I/O read or write control line on due to which data transfer occurs between CPU and I/O. As the address space of memory and I/O is isolated and the name is so. The address for I/O here is called ports. Here we have different read-write instruction for both I/O and memory.
  • 5.
  • 6. ADVANTAGES • There is minimal logic involved in decoding a discrete address for the interfaced peripheral. • We get special instructions only for I/O. • Since these I/Os have a separate address space (8- bits), the entire 64K bytes (16-bit address line) is available just for memory. • The whole system is smaller and less complicated. • This method works faster due to lesser delays.
  • 7. DISADVANTAGES • Compared to the Memory Mapped I/O, more instructions are required to complete the same task. • Arithmetic and Logical instructions cannot be applied to the data. • Less powerful and flexible than memory-mapped I/O. • We need extra control signal lines to switch between the two different address spaces that are created in I/O mapped I/O. This increases the number of pins. We get two separate address spaces when we use IO mapped IO method to interface I/O devices. The I/O devices get their own special memory space. We can choose which address space to communicate with using the IO/M pin.
  • 8. Memory Mapped I/O –  In this case every bus in common due to which the same set of instructions work for memory and I/O. Hence we manipulate I/O same as memory and both have same address space, due to which addressing capability of memory become less because some part is occupied by the I/O.
  • 9. ADVANTAGES • This method of interfacing gives us a single address space, as well as a common set of instructions to be used for both the memory & I/O operations. • The memory ordering rules & memory barriers can be defined here, which will apply both to the device accesses and normal memory. • An entirely different set of opcodes for I/O commands is not necessary. Instead, you can reuse your ordinary memory access instructions. • The same memory mapping mechanisms which are used for other memory can be used to gain access to the devices as well. • It is very beneficial to use the low-latency buses in the system. • The I/O intensive operations can be much quicker since the information content need not be copied between the kernel space and the user space. • Separate control signals are not required since there is no switching between two different address spaces. We just have one unified address space for both memory and I/O devices. This saves time as well as real-estate on the chip. • With respect to 8085, the address lines are of 16-bits, so you get an option of using up to 64k I/O ports, as opposed to just 256 in I/O mapped I/O.
  • 10. DISADVANTAGES • The working of the cache controller gets complicated, as the interfaced peripherals differ in their behavior when compared to normal memory. We’ll read about this in detail later in our embedded systems course track. • The instruction scheduling becomes more difficult as the processor cannot recognize if any information is loaded/stored in the memory or in the device. • The entire address bus has to be fully decoded for every peripheral. Say, a machine with a 64-bit address bus will need logic gates to resolve the states of all the 64 address lines, to decode the particular address of any peripheral properly. • The more the system bit configuration, the more is the cost of adding the machine with extra complex hardware. • The mode works much slower than I/O mapped I/O interfacing. Memory-mapped I/O gives us a unified address space for both, memory and I/O
  • 11.
  • 12.