SlideShare a Scribd company logo
1 of 76
Binary Logic and Gates
• Digital Circuits are hardware components that manipulate binary
information.
• The circuits are implemented using transistors and interconnections in
complex semiconductor devices called integrated circuits . Each basic
circuit is referred to as a logic gate. The term gate describe a circuit that
perform basic logic operation.
• For simplicity in design ,we model the transistor-based electronic circuits
as logic gate.
• Designer no need to be concerned with internal electronic of individual
gates but only with their external logic properties.
• Each gate performs a specific logical operation .output of
Gates are applied to the inputs of other gates to form logic circuit.
Boolean Algebra
• The Binary Logic system is one of a class of
mathematical systems referred to generally
as Boolean Algebra
• The name is in honor of the English
mathematician George Boole.
• It is necessary to introduce the mathematical
notation that specifies operation of each gate
and that can be used to analyze and design
circuits.
Truth Tables
• A truth table shows how a logic circuit's
output responds to various combinations of
the inputs, using logic 1 for true and logic 0 for
false.
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx
DLD gates.pptx

More Related Content

Similar to DLD gates.pptx

Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.pptProgrammable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
MUSTAFAHAIDER53
 

Similar to DLD gates.pptx (20)

Combinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir YasinCombinational logic circuits by Tahir Yasin
Combinational logic circuits by Tahir Yasin
 
Chapter 3.pptx
Chapter 3.pptxChapter 3.pptx
Chapter 3.pptx
 
Two Bit Adder
Two Bit AdderTwo Bit Adder
Two Bit Adder
 
Digital electronics
Digital electronicsDigital electronics
Digital electronics
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Combinational circuits
Combinational circuitsCombinational circuits
Combinational circuits
 
Logic gates and circuits
Logic gates and circuitsLogic gates and circuits
Logic gates and circuits
 
11_Fundamentals_of_Digital_Electronics_L.pptx
11_Fundamentals_of_Digital_Electronics_L.pptx11_Fundamentals_of_Digital_Electronics_L.pptx
11_Fundamentals_of_Digital_Electronics_L.pptx
 
Dpsd course introduction
Dpsd  course introductionDpsd  course introduction
Dpsd course introduction
 
3A.ppt
3A.ppt3A.ppt
3A.ppt
 
CArcMOOC 03.02 - Switching networks and combinational circuits
CArcMOOC 03.02 - Switching networks and combinational circuitsCArcMOOC 03.02 - Switching networks and combinational circuits
CArcMOOC 03.02 - Switching networks and combinational circuits
 
AI - Logic Gates
AI - Logic GatesAI - Logic Gates
AI - Logic Gates
 
Module1part1 for logic gates and family.pptx
Module1part1 for logic gates and family.pptxModule1part1 for logic gates and family.pptx
Module1part1 for logic gates and family.pptx
 
Pdc 2 mark
Pdc   2 markPdc   2 mark
Pdc 2 mark
 
LOGIC GATES
LOGIC GATESLOGIC GATES
LOGIC GATES
 
Boolean Algebra part 2.ppt
Boolean Algebra part 2.pptBoolean Algebra part 2.ppt
Boolean Algebra part 2.ppt
 
Logic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory projectLogic gates 12th standard ivestigatory project
Logic gates 12th standard ivestigatory project
 
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational CircuitsCOMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
COMPUTER ORGANIZATION - Logic gates, Boolean Algebra, Combinational Circuits
 
Logic gates
Logic gatesLogic gates
Logic gates
 
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.pptProgrammable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
Programmable_Logic_Controllers_Introduction_to_PLCs__(Chapter_1)_Lec1.ppt
 

Recently uploaded

Online crime reporting system project.pdf
Online crime reporting system project.pdfOnline crime reporting system project.pdf
Online crime reporting system project.pdf
Kamal Acharya
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
Madan Karki
 
21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx
rahulmanepalli02
 
Final DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualFinal DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manual
BalamuruganV28
 
Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...
Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...
Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...
drjose256
 
Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..
MaherOthman7
 

Recently uploaded (20)

Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
 
21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university
 
handbook on reinforce concrete and detailing
handbook on reinforce concrete and detailinghandbook on reinforce concrete and detailing
handbook on reinforce concrete and detailing
 
CLOUD COMPUTING SERVICES - Cloud Reference Modal
CLOUD COMPUTING SERVICES - Cloud Reference ModalCLOUD COMPUTING SERVICES - Cloud Reference Modal
CLOUD COMPUTING SERVICES - Cloud Reference Modal
 
Software Engineering Practical File Front Pages.pdf
Software Engineering Practical File Front Pages.pdfSoftware Engineering Practical File Front Pages.pdf
Software Engineering Practical File Front Pages.pdf
 
Online crime reporting system project.pdf
Online crime reporting system project.pdfOnline crime reporting system project.pdf
Online crime reporting system project.pdf
 
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdfALCOHOL PRODUCTION- Beer Brewing Process.pdf
ALCOHOL PRODUCTION- Beer Brewing Process.pdf
 
21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx21P35A0312 Internship eccccccReport.docx
21P35A0312 Internship eccccccReport.docx
 
NEWLETTER FRANCE HELICES/ SDS SURFACE DRIVES - MAY 2024
NEWLETTER FRANCE HELICES/ SDS SURFACE DRIVES - MAY 2024NEWLETTER FRANCE HELICES/ SDS SURFACE DRIVES - MAY 2024
NEWLETTER FRANCE HELICES/ SDS SURFACE DRIVES - MAY 2024
 
Final DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manualFinal DBMS Manual (2).pdf final lab manual
Final DBMS Manual (2).pdf final lab manual
 
NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...
NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...
NO1 Best Powerful Vashikaran Specialist Baba Vashikaran Specialist For Love V...
 
Passive Air Cooling System and Solar Water Heater.ppt
Passive Air Cooling System and Solar Water Heater.pptPassive Air Cooling System and Solar Water Heater.ppt
Passive Air Cooling System and Solar Water Heater.ppt
 
Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...
Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...
Tembisa Central Terminating Pills +27838792658 PHOMOLONG Top Abortion Pills F...
 
Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..Maher Othman Interior Design Portfolio..
Maher Othman Interior Design Portfolio..
 
analog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxanalog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptx
 
Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1
 
Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)Operating System chapter 9 (Virtual Memory)
Operating System chapter 9 (Virtual Memory)
 
Autodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptxAutodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptx
 
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
Module-III Varried Flow.pptx GVF Definition, Water Surface Profile Dynamic Eq...
 
Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2Research Methodolgy & Intellectual Property Rights Series 2
Research Methodolgy & Intellectual Property Rights Series 2
 

DLD gates.pptx

  • 1. Binary Logic and Gates • Digital Circuits are hardware components that manipulate binary information. • The circuits are implemented using transistors and interconnections in complex semiconductor devices called integrated circuits . Each basic circuit is referred to as a logic gate. The term gate describe a circuit that perform basic logic operation. • For simplicity in design ,we model the transistor-based electronic circuits as logic gate. • Designer no need to be concerned with internal electronic of individual gates but only with their external logic properties. • Each gate performs a specific logical operation .output of Gates are applied to the inputs of other gates to form logic circuit.
  • 2. Boolean Algebra • The Binary Logic system is one of a class of mathematical systems referred to generally as Boolean Algebra • The name is in honor of the English mathematician George Boole. • It is necessary to introduce the mathematical notation that specifies operation of each gate and that can be used to analyze and design circuits.
  • 3. Truth Tables • A truth table shows how a logic circuit's output responds to various combinations of the inputs, using logic 1 for true and logic 0 for false.