SlideShare a Scribd company logo
1 of 15
Kogge Stone adder


Peeyush Pashine(2011H140033H)
Prefix adder
• What is a prefix circuit ?
Prefix Adder
  • Given:                                • Associativity
        – n inputs (gi, pi)                       – (A o B) o C = A o ( B o C)
        – An operation o
  • Compute:
        – yi= (gi, pi) o … o (g1, p1)   ( 1 <= i <= n)

                                                                 a, i=1

 (g’’, p’’) o (g’, p’) = (g, p)                         gi=
                                                                 aibi , otherwise
 g=g’’ + p’’g’
                                                                 1, i=1
 p=p’’p’                                                pi=
                                                                 ai xor bi , otherwise

   CSE 246                                    3
Group PG logic
Prefix Adder: Graph Representation

            ai bi          • Example:
                             Ripple Carry Adder



          (gi , pi)

                   x   y




  xoy        xoy
CSE 246                       5
Prefix adder(continued…)
  Prefix circuit theory provides a solid
  theoretical basis for wide range of design
  trade-offs between
• Delay
• Area
• Wire complexity
Basic type of prefix circuits
Prefix Adders: Brent – Kung Adder
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0




                                        sc(16) = 26
                                        dc(16) = 6
                                         total = 32




 CSE 246                                               8
(A0, B0)   S0

  (A1, B1)   S1

  (A2, B2)   S2

  (A3, B3)   S3

  (A4, B4)   S4

  (A5, B5)   S5

  (A6, B6)   S6

  (A7, B7)   S7

  (A8, B8)   S8

  (A9, B9)   S9

(A10, B10)   S10

(A11, B11)   S11

(A12, B12)   S12
                   Kogge stone adder radix 2




(A13, B13)   S13

(A14, B14)   S14

(A15, B15)   S15
Kogge
  Stone
  adder




Brent –kung
adder
Kogge stone Prefix Adder

          8     7    6    5    4    3   2   1



          15    13   11   9    7    5   3


          26    22   18   14   10   6   3



          36    28   21   15




CSE 246                                         11
Prefix Adders: Conditional Sum Adder
   8      7   6   5   4   3   2   1
                                       alphabetical
                                        tree:
                                          Binary tree
                                          Edges do not
                                           cross




 • For output yi, there is an alphabetical tree
   covering inputs (xi, xi-1, …, x1)
CSE 246                                                12
Prefix Adders: Conditional Sum Adder
   8      7   6   5   4   3   2   1


                                       The nodes in this
                                           tree can be
                                           reduced to
                                      (g, p) o c = g+pc




 • From input x1, there is a tree covering all
   outputs (yi, yi-1, …, y1)
CSE 246                                                 13
(a 0 , b 0 )   S0


   (a 1 , b 1 )   S1


   (a 2 , b 2 )   S2


   (a 3 , b 3 )   S3


   (a 4 , b 4 )   S4


   (a 5 , b 5 )   S5


   (a 6 , b 6 )   S6

   (a 7 , b 7 )   S7


   (a 8 , b 8 )   S8

   (a 9 , b 9 )   S9


(a 10 , b 10 )    S 10


(a 11 , b 11 )    S 11


(a 12 , b 12 )    S 12

(a 13 , b 13 )    S 13
                         Kogge stone radix 4 adder




(a 14 , b 14 )    S 14

(a 15 , b 15 )    S 15
Comparison between radix 2 and radix
           4 koggstone

More Related Content

What's hot

MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effectsLee Rather
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design pptAnil Yadav
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSubash John
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehtaUsha Mehta
 
DOMINO LOGIC CIRCUIT (VLSI)
DOMINO LOGIC CIRCUIT (VLSI)DOMINO LOGIC CIRCUIT (VLSI)
DOMINO LOGIC CIRCUIT (VLSI)AmiBokasoda
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Praveen Kumar
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDilip Mathuria
 
Cmos design
Cmos designCmos design
Cmos designMahi
 
CMOS Fabrication using P-well -VLSI
CMOS Fabrication  using P-well -VLSICMOS Fabrication  using P-well -VLSI
CMOS Fabrication using P-well -VLSINITHIN KALLE PALLY
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVishal kakade
 
Reliability and yield
Reliability and yield Reliability and yield
Reliability and yield rohitladdu
 

What's hot (20)

MOSFET and Short channel effects
MOSFET and Short channel effectsMOSFET and Short channel effects
MOSFET and Short channel effects
 
Low power vlsi design ppt
Low power vlsi design pptLow power vlsi design ppt
Low power vlsi design ppt
 
System partitioning in VLSI and its considerations
System partitioning in VLSI and its considerationsSystem partitioning in VLSI and its considerations
System partitioning in VLSI and its considerations
 
Sta by usha_mehta
Sta by usha_mehtaSta by usha_mehta
Sta by usha_mehta
 
Cmos fabrication
Cmos fabricationCmos fabrication
Cmos fabrication
 
DOMINO LOGIC CIRCUIT (VLSI)
DOMINO LOGIC CIRCUIT (VLSI)DOMINO LOGIC CIRCUIT (VLSI)
DOMINO LOGIC CIRCUIT (VLSI)
 
Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)Level sensitive scan design(LSSD) and Boundry scan(BS)
Level sensitive scan design(LSSD) and Boundry scan(BS)
 
Multipliers in VLSI
Multipliers in VLSIMultipliers in VLSI
Multipliers in VLSI
 
Design for testability and automatic test pattern generation
Design for testability and automatic test pattern generationDesign for testability and automatic test pattern generation
Design for testability and automatic test pattern generation
 
Cmos design
Cmos designCmos design
Cmos design
 
Pass Transistor Logic
Pass Transistor LogicPass Transistor Logic
Pass Transistor Logic
 
CMOS Fabrication using P-well -VLSI
CMOS Fabrication  using P-well -VLSICMOS Fabrication  using P-well -VLSI
CMOS Fabrication using P-well -VLSI
 
VLSI subsystem design processes and illustration
VLSI subsystem design processes and illustrationVLSI subsystem design processes and illustration
VLSI subsystem design processes and illustration
 
Vlsi design flow
Vlsi design flowVlsi design flow
Vlsi design flow
 
Dynamic logic circuits
Dynamic logic circuitsDynamic logic circuits
Dynamic logic circuits
 
Reliability and yield
Reliability and yield Reliability and yield
Reliability and yield
 
Combinational Logic
Combinational LogicCombinational Logic
Combinational Logic
 
Hybrid Adder
Hybrid AdderHybrid Adder
Hybrid Adder
 
Double patterning for 32nm and beyond
Double patterning for 32nm and beyondDouble patterning for 32nm and beyond
Double patterning for 32nm and beyond
 
N well
N wellN well
N well
 

Similar to Kogge Stone adder: An efficient prefix adder

Mathematical preliminaries in Automata
Mathematical preliminaries in AutomataMathematical preliminaries in Automata
Mathematical preliminaries in AutomataMobeen Mustafa
 
zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...
zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...
zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...Alex Pruden
 
Proofsummit2011a
Proofsummit2011aProofsummit2011a
Proofsummit2011atmiya
 
Carry look ahead adder Explanation about Carry lookahead adder.ppt
Carry look ahead adder Explanation about Carry lookahead adder.pptCarry look ahead adder Explanation about Carry lookahead adder.ppt
Carry look ahead adder Explanation about Carry lookahead adder.pptArunAntony58
 
次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性
次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性
次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性Yuichi Yoshida
 
04 quadratic equations
04   quadratic equations04   quadratic equations
04 quadratic equationsprofashfaq
 
Datamining 7th kmeans
Datamining 7th kmeansDatamining 7th kmeans
Datamining 7th kmeanssesejun
 
Dinive conquer algorithm
Dinive conquer algorithmDinive conquer algorithm
Dinive conquer algorithmMohd Arif
 
ICCV2009: MAP Inference in Discrete Models: Part 4
ICCV2009: MAP Inference in Discrete Models: Part 4ICCV2009: MAP Inference in Discrete Models: Part 4
ICCV2009: MAP Inference in Discrete Models: Part 4zukun
 
Sslc maths-5-model-question-papers-english-medium
Sslc maths-5-model-question-papers-english-mediumSslc maths-5-model-question-papers-english-medium
Sslc maths-5-model-question-papers-english-mediummohanavaradhan777
 
Datamining 7th Kmeans
Datamining 7th KmeansDatamining 7th Kmeans
Datamining 7th Kmeanssesejun
 
Gate Computer Science Solved Paper 2007
Gate Computer Science Solved Paper 2007 Gate Computer Science Solved Paper 2007
Gate Computer Science Solved Paper 2007 Rohit Garg
 
Trilinear embedding for divergence-form operators
Trilinear embedding for divergence-form operatorsTrilinear embedding for divergence-form operators
Trilinear embedding for divergence-form operatorsVjekoslavKovac1
 

Similar to Kogge Stone adder: An efficient prefix adder (17)

Mathematical preliminaries in Automata
Mathematical preliminaries in AutomataMathematical preliminaries in Automata
Mathematical preliminaries in Automata
 
IME 2014 - fechada
IME 2014 - fechadaIME 2014 - fechada
IME 2014 - fechada
 
zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...
zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...
zkStudyClub: PLONKUP & Reinforced Concrete [Luke Pearson, Joshua Fitzgerald, ...
 
Proofsummit2011a
Proofsummit2011aProofsummit2011a
Proofsummit2011a
 
Carry look ahead adder Explanation about Carry lookahead adder.ppt
Carry look ahead adder Explanation about Carry lookahead adder.pptCarry look ahead adder Explanation about Carry lookahead adder.ppt
Carry look ahead adder Explanation about Carry lookahead adder.ppt
 
次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性
次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性
次数制限モデルにおける全てのCSPに対する最適な定数時間近似アルゴリズムと近似困難性
 
04 quadratic equations
04   quadratic equations04   quadratic equations
04 quadratic equations
 
Datamining 7th kmeans
Datamining 7th kmeansDatamining 7th kmeans
Datamining 7th kmeans
 
確率伝播その2
確率伝播その2確率伝播その2
確率伝播その2
 
Dinive conquer algorithm
Dinive conquer algorithmDinive conquer algorithm
Dinive conquer algorithm
 
ITA 2017 - fechada
ITA 2017 - fechadaITA 2017 - fechada
ITA 2017 - fechada
 
ICCV2009: MAP Inference in Discrete Models: Part 4
ICCV2009: MAP Inference in Discrete Models: Part 4ICCV2009: MAP Inference in Discrete Models: Part 4
ICCV2009: MAP Inference in Discrete Models: Part 4
 
Sslc maths-5-model-question-papers-english-medium
Sslc maths-5-model-question-papers-english-mediumSslc maths-5-model-question-papers-english-medium
Sslc maths-5-model-question-papers-english-medium
 
Fuvest 2018 - aberta
Fuvest 2018 - abertaFuvest 2018 - aberta
Fuvest 2018 - aberta
 
Datamining 7th Kmeans
Datamining 7th KmeansDatamining 7th Kmeans
Datamining 7th Kmeans
 
Gate Computer Science Solved Paper 2007
Gate Computer Science Solved Paper 2007 Gate Computer Science Solved Paper 2007
Gate Computer Science Solved Paper 2007
 
Trilinear embedding for divergence-form operators
Trilinear embedding for divergence-form operatorsTrilinear embedding for divergence-form operators
Trilinear embedding for divergence-form operators
 

More from Peeyush Pashine (17)

Temperature Controlled Fan Report
Temperature Controlled Fan ReportTemperature Controlled Fan Report
Temperature Controlled Fan Report
 
Temperature Controlled Fan
Temperature Controlled FanTemperature Controlled Fan
Temperature Controlled Fan
 
Robots
RobotsRobots
Robots
 
Power Ingredients
Power IngredientsPower Ingredients
Power Ingredients
 
Itms
ItmsItms
Itms
 
Ecg
EcgEcg
Ecg
 
Dsp Presentation
Dsp PresentationDsp Presentation
Dsp Presentation
 
Adder Presentation
Adder PresentationAdder Presentation
Adder Presentation
 
My Report on adders
My Report on addersMy Report on adders
My Report on adders
 
Decimal arithmetic in Processors
Decimal arithmetic in ProcessorsDecimal arithmetic in Processors
Decimal arithmetic in Processors
 
Control Unit Working
Control Unit WorkingControl Unit Working
Control Unit Working
 
Parallel Prefix Adders Presentation
Parallel Prefix Adders PresentationParallel Prefix Adders Presentation
Parallel Prefix Adders Presentation
 
Smith Adder
Smith AdderSmith Adder
Smith Adder
 
Smith Adder
Smith AdderSmith Adder
Smith Adder
 
Good report on Adders/Prefix adders
Good report on Adders/Prefix addersGood report on Adders/Prefix adders
Good report on Adders/Prefix adders
 
111adder
111adder111adder
111adder
 
Report adders
Report addersReport adders
Report adders
 

Kogge Stone adder: An efficient prefix adder

  • 1. Kogge Stone adder Peeyush Pashine(2011H140033H)
  • 2. Prefix adder • What is a prefix circuit ?
  • 3. Prefix Adder • Given: • Associativity – n inputs (gi, pi) – (A o B) o C = A o ( B o C) – An operation o • Compute: – yi= (gi, pi) o … o (g1, p1) ( 1 <= i <= n) a, i=1  (g’’, p’’) o (g’, p’) = (g, p) gi= aibi , otherwise  g=g’’ + p’’g’ 1, i=1  p=p’’p’ pi= ai xor bi , otherwise CSE 246 3
  • 5. Prefix Adder: Graph Representation ai bi • Example: Ripple Carry Adder (gi , pi) x y xoy xoy CSE 246 5
  • 6. Prefix adder(continued…) Prefix circuit theory provides a solid theoretical basis for wide range of design trade-offs between • Delay • Area • Wire complexity
  • 7. Basic type of prefix circuits
  • 8. Prefix Adders: Brent – Kung Adder 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 sc(16) = 26 dc(16) = 6  total = 32 CSE 246 8
  • 9. (A0, B0) S0 (A1, B1) S1 (A2, B2) S2 (A3, B3) S3 (A4, B4) S4 (A5, B5) S5 (A6, B6) S6 (A7, B7) S7 (A8, B8) S8 (A9, B9) S9 (A10, B10) S10 (A11, B11) S11 (A12, B12) S12 Kogge stone adder radix 2 (A13, B13) S13 (A14, B14) S14 (A15, B15) S15
  • 10. Kogge Stone adder Brent –kung adder
  • 11. Kogge stone Prefix Adder 8 7 6 5 4 3 2 1 15 13 11 9 7 5 3 26 22 18 14 10 6 3 36 28 21 15 CSE 246 11
  • 12. Prefix Adders: Conditional Sum Adder 8 7 6 5 4 3 2 1  alphabetical tree:  Binary tree  Edges do not cross • For output yi, there is an alphabetical tree covering inputs (xi, xi-1, …, x1) CSE 246 12
  • 13. Prefix Adders: Conditional Sum Adder 8 7 6 5 4 3 2 1  The nodes in this tree can be reduced to (g, p) o c = g+pc • From input x1, there is a tree covering all outputs (yi, yi-1, …, y1) CSE 246 13
  • 14. (a 0 , b 0 ) S0 (a 1 , b 1 ) S1 (a 2 , b 2 ) S2 (a 3 , b 3 ) S3 (a 4 , b 4 ) S4 (a 5 , b 5 ) S5 (a 6 , b 6 ) S6 (a 7 , b 7 ) S7 (a 8 , b 8 ) S8 (a 9 , b 9 ) S9 (a 10 , b 10 ) S 10 (a 11 , b 11 ) S 11 (a 12 , b 12 ) S 12 (a 13 , b 13 ) S 13 Kogge stone radix 4 adder (a 14 , b 14 ) S 14 (a 15 , b 15 ) S 15
  • 15. Comparison between radix 2 and radix 4 koggstone