Magma reference flow for Globalfoundries 28nm
Upcoming SlideShare
Loading in...5
×
 

Magma reference flow for Globalfoundries 28nm

on

  • 1,152 views

Rod Metcalfe of Magma presents on their 28nm reference flow for Globalfoundries. From the DAC 2011 show in San Diego, California.

Rod Metcalfe of Magma presents on their 28nm reference flow for Globalfoundries. From the DAC 2011 show in San Diego, California.

Statistics

Views

Total Views
1,152
Views on SlideShare
1,152
Embed Views
0

Actions

Likes
1
Downloads
21
Comments
0

0 Embeds 0

No embeds

Accessibility

Categories

Upload Details

Uploaded via as Microsoft PowerPoint

Usage Rights

© All Rights Reserved

Report content

Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
  • Full Name Full Name Comment goes here.
    Are you sure you want to
    Your message goes here
    Processing…
Post Comment
Edit your comment

Magma reference flow for Globalfoundries 28nm Magma reference flow for Globalfoundries 28nm Presentation Transcript

  • Magma/Global Foundries 28n Ref Flow
    Rod Metcalfe – June 2011
  • 28n Reference Flow - Development
    Joint partnership between Magma and Global Foundries
    Production flow specification
    Captured using Talus Flow Manager
    Validated by Global Foundries using tapeout sign off criteria
    Enables fast adoption of Global Foundries 28n process using Magma tools
    2
    Talus
    GF28SLP
    Placement &Optimization
    Routing
    Rules
    CTS
    RC
    Parasitics
    Routing
    Talus Flow Manager
    DRC
    Runsets
    Extraction
    Timing Analysis
    Concurrent MMMC
    Timing
    Signoff
    Settings
    Leakage
    Multi-VT
    Extraction
    Signoff
    Settings
    GDSII
  • 28n Reference Flow - Example
    3
    Reference flow developed and tested using a simple netlist to GDS example
    Complete scripts and flow provided to run example
    OR1200
    30K std cells
    8 macros
    View slide
  • ARM Artisan® Physical IP for CP 28LP Process
    NEW
    NEW
    View slide
  • Talus – Most Efficient RTL-to-GDSII System
    Best Quality of Results on Advanced designs
    +3M instances flat
    +1GHz Cores
    28-nm silicon proven
    Advanced MX Technologies
    Fastest Timer
    Fastest Extractor
    Optimum Routing Flow
    Advanced Low Power Technologies
    UPF/CPF Support
    Advanced DVFS
    Predictable Design Closure with Fastest TAT
    Sign-off Capable
    Zero-ECO flow
    5
  • Talus Flow Manager – Out-Of-The-Box Productivity
    RTL or Netlist to GDSII
    Talus
    Visual
    Volcano
    Magma’s reference methodology for RTL-to-GDSII
    simple and scalable framework for building execution recipes
    Included with each Magma release
    Supported by Magma R&D
    Increase Engineering Productivity
    Simplify Deployment
    Talus
    Flow Manager
    Run.tcl
    Infrastructure
    Flow Templates
    RTL
    MMMC
    MVDD
    Ref.Flows
    SMMC
    Netlist
    SVDD
    Volcano
    Flow Stage Templates
    6
  • TFM : Reporting Examples
  • TFM : Reporting Examples
  • TFM : Detail Report Examples
  • 28n Reference Flow – Guidance for implementation
    Reference flow provides guidance for all major parts of the flow
    How to configure library correctly
    When to add filler & decap cells
    Router setup to support 28n rules
    Multi-corner extraction support
    Multi-mode timing constraints
    Multi-VT library setup and optimization
    Correct GDS layer numbers for verification
    10
    Talus
    LibraryPreparation
    Placement &Optimization
    CTS
    Talus Flow Manager
    Routing
    Extraction
    Timing Analysis
    Concurrent MMMC
    Leakage
    Multi-VT
    GDSII
  • GLOBALFOUNDRIES-Magma 28nm Sign-Off Reference Flow
    Full Netlist-to-GDS Talus flow
    Automated for GF28SLP signoff using Talus Flow Manager
    Qualified for GF 28SLP routing rules and metal fill
    11
    ITLB TR RAM
    IC TAG0
    Talus
    GF28SLP
    IC RAM0
    DC RAM
    Placement &Optimization
    Routing
    Rules
    Leverages state-of-the-art ARM Artisan® logic and embedded memory IP
    Example netlist to GDS
    MMMC
    Implementation
    for OR1200
    DTLB TR RAM
    CTS
    DC TAG0
    RC
    Parasitics
    Routing
    Talus Flow Manager
    DRC
    Runsets
    ITLB MR RAM
    Extraction
    DTLB RAM
    Timing Analysis
    Concurrent MMMC
    Timing
    Signoff
    Settings
    Leakage
    Multi-VT
    Extraction
    Signoff
    Settings
    GDSII
    OR1200 CPU Core
  • Confidential - Do Not Duplicate
    12