3. PROPRIETARY PROPERTY OF APPLE INC.
2 1
1245678
B
D
6 5 4 3
C
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
THE INFORMATION CONTAINED HEREIN IS THE
C
A
D
R
SHEET
Apple Inc.
THE POSESSOR AGREES TO THE FOLLOWING:
DRAWING TITLE
D
SIZE
REVISION
DRAWING NUMBER
BRANCH
7
B
3
II NOT TO REPRODUCE OR COPY IT
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
IV ALL RIGHTS RESERVED
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
8
10.0.0
051-8773
C8236
C5783
C1628C1629C1717
C1716C1702
C1729C1728
C1703
C17
C1616C1617
C1602
C1603
C3101
C3104
LED9000
C1720
C1701
C1714
C1727
C8155
C1620
C1601
C1627
C8154
C1614
C1192
C1157
C1123
C1101
C3009
J5900
U5730
Q2201
DZ5760
L8229
C8125
D8100
R3009
Q8123
L5757
D8228
D8258
Y8138
C1721
C1621
C1615
Y0602
C8165
C8166
C0650
C0651
C1709
C1719
C1735
C1723
C1609
C1301
C1635
C1619
C1623
C1630
C1058
C1056
C1084
C1085
C1722
C1704
C1762
C1754
C1095
C1096
C1730
C1756
C1763
C1731
C1705
C1654
C1604
C1622
C1662
C1057
C1605
C1656
C1663
C1631
C1054
J5400 J5401 J3011J3010
R0651
R5795
R0650
R5796
R1212
R1213
R1214
R1315
R1055
R1056
R1083R1084
R1754
R1753
R1095
R1096
R1755
R1756
R1654
R1653
R1053
R1655
R1656
R1054
R3181
R1320
R1372
R0804
L3000
D3000
C3000
C3001
U3000
C8124
U1410
U1400
U8100J2200
C49
C48
C70C58
C2
C1
L1
J2J3700
J7500
C8256 C8226
C8237
C3714C3704
C8265
C8264
C8263
C8262
C8235
C8234
C8233
C8232
C8122
C8121
C8120
C8119
C8118
C8117
C8108
C8107
C8103
C8102
U0600
U1300
C8143
C8142
C5722
C3700
C5750
C5721
C54
C78C53
C79
C3002
C3008
C3102
C3103
C0955
C1370
C1300
C59
C52
C56
C57
C55
C5730
C1718
C1618
C1611
C1633
C1607
C1626
C1606
C1610
C1632
C1625
C1612
C1613
C29
C1707
C1733
C1708
C1724
C1734
C1706
C1726
C1711
C1713
C1712
C1725
C1732
C1634
C1608
C1624
R0950
R1362
R1360
R1361
R1
R9002
R1021
R1022
R1721
R3012
R8280
R8281
L3700
FL6
FL4
FL2
R16
R5
R1208
R5790
R3155
R0711
R0708
R0710
R0709
L8112
L8100
L8101
L8105
L8107
L8110
L8115
L8116
L8119
L8121
L8128
L8255
L8225
820-2996-11-TOP MLB
4. 2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
PROPRIETARY PROPERTY OF APPLE INC.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.
DESCRIPTION OF REVISION
CK
APPD
2 1
1245678
B
D
6 5 4 3
C
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
THE INFORMATION CONTAINED HEREIN IS THE
C
A
D
DATE
R
SHEET
Apple Inc.
THE POSESSOR AGREES TO THE FOLLOWING:
DRAWING TITLE
D
SIZE
REVISION
DRAWING NUMBER
BRANCH
REV ECN
7
B
3
II NOT TO REPRODUCE OR COPY IT
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
IV ALL RIGHTS RESERVED
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
8
TABLE_TABLEOFCONTENTS_HEAD
TABLE_TABLEOFCONTENTS_ITEMTABLE_TABLEOFCONTENTS_ITEM
DRAWING
TABLE_TABLEOFCONTENTS_HEAD
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
TABLE_TABLEOFCONTENTS_ITEM
J2 MLB - DVT OK2FAB
Schematic / PCB #’s
1 OF 48
2011-09-06ENGINEERING RELEASED
1 OF 157
10.0.0
051-8773
10 0001231154
LAST_MODIFIED=Tue Sep 6 17:35:11 2011
X26_WIFI_MIKE_BT 09/01/20116131 WLAN BB & POWER
JOE 01/19/20116030 CONNECTOR: X26
JOE 01/19/20115929 IO FLEX: B2B CONNECTOR
JOE 01/19/20115828 DISPLAY PORT MISC
JOE 01/19/20115727 IO FLEX: DOCK COMPONENTS
MARK 01/11/20115626 SENSOR PANEL FILTERS 2
MARK 01/11/20115525 SENSOR PANEL FILTERS 1
MARK 01/11/20115424 CONNECTOR: SENSOR
KAVITHA 02/03/20114323 AUDIO: HP/MIC FILTERS
KAVITHA 02/03/20114222 AUDIO: DETECT/MIC BIAS
KAVITHA 02/03/20113821 AUDIO: HEADPHONE OUT
KAVITHA 02/03/20113720 AUDIO: SPEAKER AMP
KAVITHA 02/03/20113619 AUDIO: L63B CODEC
RAMSIN 12/17/20103118 GRAPE: Z1, Z2
RAMSIN 12/17/20103017 GRAPE: GROUNDHOG,CONN,BOOST
JOE 01/19/20112216 VIDEO: EDP CONNECTOR
ALEX 09/30/20102115 MLB ALIASES/CONNECTIONS
MIKE 06/21/20101714 DDR 2 AND 3
MIKE 06/21/20101613 DDR 0 AND 1
MIKE N/A1412 NAND
CHOPIN 12/10/20101311 AP: VIDEO BUFFER,BB USB MUXES
ALEX N/A1210 AP: MISC & ALIASES
MIKE N/A119 AP: POWER
MIKE N/A108 AP: DDR
JOE 01/13/201197 AP: TV,DP,MIPI
MIKE N/A86 AP: NAND
JOE N/A75 AP: I/Os
MIKE N/A64 AP: MAIN
MIKE N/A43 BOM TABLES
J2DEV N/A22 BLOCK DIAGRAM: SYSTEM
15748 01/21/2011FUNC TEST POINTS MIKE
15647 01/21/2011FUNC TEST POINTS MIKE
15546 01/21/2011CONSTRAINTS: DEBUG MIKE
15445 01/21/2011CONSTRAINTS: POWER / GND MIKE
15344 01/21/2011CONSTRAINTS: DDR/FMI MIKE
15243 01/21/2011CONSTRAINTS: DISPLAY/AUDIO MIKE
15142 01/21/2011CONSTRAINTS: LOW SPEED BUS MIKE
15041 01/21/2011CONSTRAINTS: MLB RULES MIKE
9340 10/04/2010FCT/ICT TEST/BRACKETS ALEX
9039 10/04/2010DEBUG AND MISC ALEX
8338 01/13/2011POWER: AMELIA VSS MADHAVI
8237 01/14/2011POWER: AMELIA PMU MLB
8136 01/13/2011POWER: AMELIA PMU MADHAVI
8035 01/13/2011POWER ALIASES MADHAVI
7534 01/13/2011POWER: BATTERY CONNECTOR MADHAVI
6333 09/01/2011WLAN 5GHZ AND TEST POINTS X26_WIFI_MIKE_BT
SYNC MASTER DATECONTENTSCSAPDF
DRAWING
MLB
MIKE NA11 Table of Contents 6232 09/01/2011WLAN 2.4GHZ AND ANT X26_WIFI_MIKE_BT
PDF CONTENTSCSA DATESYNC MASTER
SYNC_MASTER=MIKE
SCH,J2,MLB
SYNC_DATE=NA
5. Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
FF CAMERA
VGA FLEX
REAR CAMERA
AUDIO
UART3
UART6
MIPI1C
DUAL-CORE ARM
CORTEX-A9 W/ SMP HSIC1_1
ISP_I2C1
LPDDR2
HSIC0_1
AMP
AMP
BT_I2S
CSA 61-64
CSA 60
VA5/8 FLEX
VGA FLEX
BUTTON FLEX
HALL EFF PROX SENSOR
AE2
GPU
ARM A5 CPU
QUAD-CORE IMG
SGX543-MP2400MHZ/800MB/S
4X32-BIT
1 GBYTE
EDP
MIMO
WIFI/BT ANT 2
WIFI ANT 1
FMI2FMI1
HSIC1
CELLULAR/GPS
X26
950 MHZ
H4G
DWI
UART5
DISPLAYPORT
CSA 31
CSA 31CSA 30
CSA 75
CSA 14CSA 14
I2S2
VIDEO DAC
FMI0
USB2.0
I2C0
I2C2
DOCK
30-PIN
GYRO ACCELEROMETER ALS
ISP_I2C0
SPI1
WIFI/BT
MIPI0C
USART
IPCSPI2
I2C1
UART1
AMP
ASP
LINEOUT
I2S0
Z2
AUDIO CODEC
L63B
TOUCH PANEL
RESOLUTION: 2048X1536
GROUNDHOG Z1
VSP
FMI3
XSP
CSA 36
I2S3
I2C 8’H94
I2C 8’H76
PPN1.0 PPN1.0
NAND FLASHNAND FLASH
CSA 57
UART0
SPEAKER
PRIMARY CELLULAR ANT
DIVERSITY CELLULAR ANT
GPS ANT
PMU
AMELIA
BATTERY
DISPLAY/
BACKLIGHT
SENSOR PANELSENSOR PANEL
SENSOR PANEL SENSOR PANEL
COMPASS
CSA 81,82
I2C 8’H1C
I2C 8’H78
I2C 8’H58
I2C 8’H72I2C 8’H32I2C 8’HD0
MIC
EXT MIC
MUX
US/CHINA
SYNC_DATE=N/ASYNC_MASTER=J2DEV
BLOCK DIAGRAM: SYSTEM
051-8773
10.0.0
2 OF 157
2 OF 48
6. CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
TABLE_ALT_ITEM
TABLE_ALT_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
TABLE_BOMGROUP_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
BOM OPTIONSBOM GROUP
TABLE_BOMGROUP_HEAD
TABLE_5_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
TABLE_ALT_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_ALT_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_5_ITEM
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_ALT_ITEM
TABLE_5_ITEM
TABLE_ALT_ITEM
TABLE_BOMGROUP_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
TABLE_5_ITEM
CRITICAL BOM OPTION
TABLE_5_HEAD
PART# DESCRIPTIONQTY REFERENCE DESIGNATOR(S)
TABLE_5_ITEM
TABLE_5_ITEM
TABLE_5_ITEM
NAND
SDRAM
SCH AND BOARD P/N
DEVELOPMENT_JTAG_TAP
Power aliases required by this page:
INTERNAL_MIC
DEVELOPMENT_JTAG
16GB_PROD
(NONE)
32GB_PROD
JTAG_DAP
SPEAKER
(NONE)
ALTERNATE
COMMON
64GB_PROD
128GB_PROD
J2
MLB
DEV
NAND_IO_1V8
NAND_IO-3V3
SNOTE
MECHANICAL PARTS
BOM options provided by this page:
BARCODE LABEL/EEEE CODES
PMU
32GB FLASH CONFIGURATIONS
16GB FLASH CONFIGURATIONS
64GB FLASH CONFIGURATIONS
128GB FLASH CONFIGURATIONS
Page Notes
Signal aliases required by this page:
ALL AVAIL BOM OPTIONS
SOC
DEV1DEV BOM,MLB,J2085-3058 ?1
PCB1PCBF,MLB,J2820-2996 ?1 CRITICAL
SCH1SCH,MLB,J2051-8773 ?1 CRITICAL
U0600IC,SOC,H4G,FCBGA1225343S0533 CRITICAL1 ?
SYNC_MASTER=MIKE SYNC_DATE=N/A
BOM TABLES
825-7691 CRITICAL1 EEEE_J2A_64GEEEE FOR 639-2827 (J2A 64G) EEEE_DRF5
1 CRITICALEEEE FOR 639-2826 (J2A 32G) EEEE_J2A_32G825-7691 EEEE_DRF6
EEEE FOR 639-2844 (J2A 16G) EEEE_DRJQ EEEE_J2A_16G825-7691 CRITICAL1
FENCE,LARGE,TOP,MLB,J2 PD_FENCE_LARGE806-1857 CRITICAL1
806-1860 PD_FENCE_BTM1FENCE,1,BTM,MLB,J21 CRITICAL
806-1865 FENCE,2,BTM,MLB,J2 CRITICALPD_FENCE_BTM21
FENCE,SMALLER,BTM,MLB,J2 CRITICALPD_FENCE_BTM31806-2352
AUDIO SPEAKER,INTERNAL_MIC
U1400,U1410128GB_PROD335S0806 335S0814 TOSHIBA 24NM PPN1.0
128GB_PRODU1400,U14102 CRITICAL335S0814 HYNIX 26NM PPN1.0 64GB
64GB_PROD U1400,U1410335S0805 335S0782 TOSHIBA 24NM PPN1.0
CRITICAL 64GB_PROD2 U1400,U1410335S0782 HYNIX 26NM PPN1.0 32GB
U1400,U141032GB_PROD335S0781335S0804 TOSHIBA 24NM PPN1.0
335S0804 335S0781 16GB_PROD U1400 TOSHIBA 24NM PPN1.0
16GB_PRODU1400HYNIX 26NM PPN1.0 16GB1335S0781 CRITICAL
HYNIX 26NM PPN1.0 16GB335S0781 CRITICAL2 U1400,U1410 32GB_PROD
U1600,U1700SDRAM,LPDDR2,512MB,SAMSUNG 46NM2333S0579 ?CRITICAL
CRITICALU8100IC,PMU,AMELIA,D1974AB1343S0561 ?
EEEE_J2_128GEEEE_DKQK1 CRITICALEEEE FOR 639-1870 (J2 128G)825-7691
825-7691 EEEE FOR 639-2352 (J1 16G)1 CRITICALEEEE_DNKT EEEE_J1_16G
825-7691 CRITICALEEEE_DM2N EEEE_J1_32G1 EEEE FOR 639-2058 (J1 32G)
825-7691 EEEE FOR 639-2059 (J1 64G)1 CRITICALEEEE_DM2P EEEE_J1_64G
825-7691 EEEE FOR 639-2353 (J2 16G)1 CRITICAL EEEE_J2_16GEEEE_DNKV
825-7691 EEEE FOR 639-1572 (J2 32G)1 CRITICAL EEEE_J2_32GEEEE_DHWV
825-7691 EEEE FOR 639-1871 (J2 64G)1 CRITICALEEEE_DKQL EEEE_J2_64G
COMMON,ALTERNATEBASIC
CRITICALFENCE,NAND,TOP,MLB,J2806-2105 1 PD_FENCE_NAND
806-2349 1 PD_FENCE_SMALL CRITICALFENCE,SMALLER,TOP,MLB,J2
LPDDR2,HYNIX 44NM333S0579 U1600,U1700333S0580
LPDDR2,ELPIDA 45NMU1600,U1700333S0579333S0581
051-8773
10.0.0
4 OF 157
3 OF 48
13. IN
OUT
OUT
OUT
IN
IN
OUT
OUT
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
0101
0100
J2A DEV
J2A AP
1111 RESERVED
1101 FMI0/1 4/4 CS
010
CURRENT SETTING ->
001
011
EVT
PROTO 2
100
0100 FMI0 2CS
0010 SPI0 W/TEST
0011 SPI1 W/TEST
0000 SPI0
0101 FMI0 4CS
0111 RESERVED
1000 FMI1 2 CS
BOOT_CONFIG[3:0]
0110 FMI0 4CS W/TEST
1010 FMI1 4CS W/TEST
1001 FMI1 4 CS
1100 FMI0/1 2/2 CS
FOR REFERENCE
0001 SPI1
PROTO 1 CHINA
PROTO 1 LOCAL
3. READ
BOARD REVISION
PROTO 0000
BRD_REV[2-0]
1110 FMI0/1 4/4 CS W/TEST
2. ENABLE PU AND DISABLE PD
1. SET GPIO AS INPUT
S/W READ FLOW
0001
J2 DEV
J2 AP
J1 AP0000
BOARD_ID[2]
BOARD_ID[1]
BOARD_ID[0]
BOARD_ID[3-0]
J1 DEV
BOARD_ID_3
BOARD ID
DEVELOPMENT_JTAG
2-WIRE DAP SCAN DUMP
JTAG_DAP
PRODUCTION
3. READ
3. READ
JTAG_DAP
DEVELOPMENT_JTAG
S/W READ FLOW
JTAG
I2C PULL-UPS
0010
0011
1. SET GPIO AS INPUT
1110
1101
1100
FMI0/1 4/4 CS
BOOT_CONFIG[3-0]
BOOT_CONFIG[3] (GPIO29)
BOOT_CONFIG[0] (GPIO18)
BOARD_ID[3]
2. DISABLE PU AND ENABLE PD
FMI0/1 4/4 CS WITH TEST
FMI0/1 2/2 CS
BOOT_CONFIG[1] (GPIO25)
BOOT_CONFIG[2] (GPIO28)
S/W READ FLOW
BOOT CONFIG ID
2. DISABLE PU AND ENABLE PD
DEVELOPMENT_JTAG_TAP
1. SET GPIO AS INPUT
MF
5%
01005
1/32W
10K
J2
442
442
4104245
11 27 43
11 27 43
11 27 43
4
4 10 42 45
201
5%
1/20W
10K
MF
5%
1/20W
10K
201
MF
1/32W
MF
5%
01005
10K
NOSTUFF
5%
01005
1/32W
MF
DEV
10K
J2A
1/32W
10K
MF
5%
01005
SHORT-01005NOSTUFF
SHORT-01005NOSTUFF
NOSTUFF SHORT-01005
100K
MF
1/32W
01005
5%
01005
5%
MF
1/32W
10K
1.00K
5%
1/32W
MF
01005
1.00K
5%
1/32W
MF
01005
1.00K
1/32W
MF
01005
5%5%
01005
MF
1/32W
1.00K
5%
1/32W
MF
01005
1.00K
5%
1/32W
MF
1.00K
01005
NOSTUFF
201
5%
MF
1/20W
10K
JTAG_DAP
100
DEVELOPMENT_JTAG_TAP
1/32W
0.00
0%
MF
01005
1/32W
0.00
0%
MF
DEVELOPMENT_JTAG_TAP
01005
100
JTAG_DAP
1/32W
0.00
0%
MF
DEVELOPMENT_JTAG_TAP
01005
1/20W
10K
MF
201
5%
201
MF
1/20W
5%
10K
NOSTUFF
MF
10K
201
5%
1/20W
SYNC_DATE=N/A
AP: MISC & ALIASES
SYNC_MASTER=ALEX
=PP1V8_H4
PP3V0_SENSOR_FLT
I2C0_SCL_1V8
I2C1_SDA_1V8
I2C2_SDA_3V0_ALS
I2C1_SCL_1V8
AP_TESTMODE
BOARD_ID_1
BOOT_CONFIG_1
BOOT_CONFIG_2
=PP1V8_H4
=PP1V8_H4
BOOT_CONFIG_0
BOOT_CONFIG_3
JTAG_AP_TRST_L
AP_FAST_SCAN_CLK
VIDEO_EMI_C_Y
VIDEO_EMI_Y_PR
VIDEO_EMI_CVBS_PB
JTAG_AP_TDO
JTAG_AP_TDI
JTAG_AP_TRST_L
AP_TST_STPCLK
JTAG_AP_SEL
AP_HOLD_RESET
USB_AP_VBUS1
BOARD_ID_2
I2C2_SCL_3V0_ALS
I2C0_SDA_1V8
BOARD_ID_0
GPIO42_BRD_REV2
GPIO41_BRD_REV1
GPIO40_BRD_REV0
R12051
2
R12021
2
R1210
1 2
R1212
1 2
R1213
1 2
R1211
1 2
R1214
1 2
R12071
2
R12081
2
R12091
2
R12011
2
R12001
2
R12031
2
R12061
2
R12041
2
XW1201 1 2
XW1200 1 2
XW1202 1 2
R1260
1 2
R1261
1 2
R07061
2
R07051
2
R07041
2
R07031
2
R07021
2
R07011
2
051-8773
10.0.0
12 OF 157
10 OF 48
471035
242645
519223742
52542
242542
52542
4
5
5
5
471035
471035
5
5
4
4
4
4
5
242542
519223742
5
5
5
5
14. RX_VHIGH/USB_2D+
TX_VHIGH/USB_2D-
CH.3_OUT
CH.2_OUT
CH.1_OUT
VID_EN
USB_1D-
USB_1D+
SEL
DGNDAGND
CH.1_IN
CH.2_IN
CH.3_IN
USB_D-
USB_D+
RX_VLOW
TX_VLOW
VA_1
VDH
VA_0
VDL
OUT
OUT
OUT
OUT
INOUT
IN
BI
BI
BI
BI
IN
IN
IN
IN
IN
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
TABLE_ALT_ITEM
CVBSIN
BB USB <-> H4P FS USBDOCK_BB_EN = 0:
DOCK_BB_EN = 1: BB USB <-> DOCK SERIAL
NOTE:
H4P UART0 <-> DOCK SERIAL
NOTE: PLACE R0960-62 NEAR U0900
CIN
YIN
~15MA
THS7380IZSYR
UCSP
CRITICAL
10 27 43
10 27 43
75
1/20W
MF
1%
201
JTAG_DAP
201
MF
1%
75
JTAG_DAP
1/20W
201
1%
MF
75
JTAG_DAP
1/20W
10 27 43
6.3V
0.1UF
10%
X5R
201
MF
100K
5%
1/32W
01005
27 42
27 421542
1542
3042
3042
4 42
4 42
743
743
743
01005
6.3V
5%
NP0-C0G
56PF
6.3V
0.1UF
10%
X5R
201
100K
5%
MF
01005
1/32W
5
37
1/32W
01005
5%
1.00M
MF
RADAR:9009078U1300343S0539 343S0520
AP: VIDEO BUFFER,BB USB MUXES
SYNC_DATE=12/10/2010SYNC_MASTER=CHOPIN
=PP3V0_VIDEO_BUF
BUF_C_Y
USB11_ACC_RX_P
=PP3V2_S2R_USBMUX
BUF_Y_PR
PORT_DOCK_VIDEO_AMP_EN
DAC_AP_OUT1
DAC_AP_OUT3
DAC_AP_OUT2 VIDEO_EMI_CVBS_PB
VIDEO_EMI_Y_PR
VIDEO_EMI_C_Y
USB11_MUX_D0_N
DOCK_BB_EN
BUF_CVBS_PB
USB11_MUX_D0_P
USB11_ACC_TX_N
USB_BB_D_N
USB_BB_D_P
UART0_MUX_RXD
UART0_MUX_TXD
U1300
B2
B3
A3 A2
A4 A1
B4 B1
D3
E3
E1
E4
C2
D1
D4
F1
F2
F4
F3
C1
C4
E2
D2
C3
R1360
1 2
R1361
1 2
R1362
1 2
C13701
2
R13721
2
C1301 1
2
C1300 1
2
R13201
2
R13151
2
051-8773
10.0.0
13 OF 157
11 OF 48
35
43
35
43
43
15. TP
TP
TP
TP
TP
TP
TP
TP
TP
TP
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IO0-1
IO7-1
IO6-1
IO3-1
IO4-1
IO5-1
IO1-1
IO2-1
IO7-0
IO5-0
IO6-0
IO4-0
IO2-0
IO3-0
IO1-0
IO0-0
VCC
CLE1
CE1*
CLE0
CE0*
WE0*
ALE0
RE0
RE0*
DQS0*
R/B0*
DQS0
ALE1
WE1*
RE1
RE1*
DQS1
DQS1*
R/B1*
ZQ
VREF
VSSQVSS
VCCQ
VDDI
TMSC
TCKC
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IO0-1
IO7-1
IO6-1
IO3-1
IO4-1
IO5-1
IO1-1
IO2-1
IO7-0
IO5-0
IO6-0
IO4-0
IO2-0
IO3-0
IO1-0
IO0-0
VCC
CLE1
CE1*
CLE0
CE0*
WE0*
ALE0
RE0
RE0*
DQS0*
R/B0*
DQS0
ALE1
WE1*
RE1
RE1*
DQS1
DQS1*
R/B1*
ZQ
VREF
VSSQVSS
VCCQ
VDDI
TMSC
TCKC
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
NC
NC
NC
NC
NC
NC
NC
NC
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
LEAVE VREF AS TP FOR MLB
DO NOT PLACE IN NAND SINGLE PCS SHIELD CAN AREA
TEST POINTS
LEAVE VREF AS TP FOR MLB
10UF
CERM-X5R
0402-1
6.3V
20%
CERM
402-LF
2.2UF
6.3V
20%
0.1UF
10%
201
6.3V
X5R
6 12 44
6 44
6 12 44
6 12 44
6 12 44
6 12 44
6 12 44
6 44
6 12 44
6 12 44
6 12 44
6 12 44
MF
1/20W
1%
243
201
0.1UF
10%
201
6.3V
X5RCERM-X5R
0402-1
10UF
6.3V
20%
0402-1
CERM-X5R
10UF
6.3V
20%
0402-1
CERM-X5R
6.3V
20%
10UF
LGA
OMIT
XXNM-XGBX8-MLC-PPN1.5-ODP
6.3V
X5R
0201-MUR
1.0UF
20%
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
MF
1/20W
5%
1K
NOSTUFF
201
1K
5%
1/20W
MF
NOSTUFF
201
0402-1
CERM-X5R
10UF
6.3V
20%
402-LF
CERM
2.2UF
6.3V
20%
0.1UF
10%
201
6.3V
X5R
0.1UF
10%
201
6.3V
X5RCERM-X5R
0402-1
10UF
6.3V
20%
CERM-X5R
0402-1
10UF
6.3V
20%
0402-1
CERM-X5R
10UF
6.3V
20%
6 44
6 12 44
6 12 44
6 12 44
6 12 44
6 12 44
6 44
6 12 44
6 12 44
6 12 44
6 12 44
6 12 44
OMIT
XXNM-XGBX8-MLC-PPN1.5-ODP
LGA
MF
1/20W
1%
243
201
6.3V
X5R
1.0UF
20%
0201-MUR
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
61244
MF
1/20W
5%
1K
NOSTUFF
201
1K
MF
5%
1/20W
NOSTUFF
201
0.22UF
6.3V
X5R
0201
20%
0.22UF
6.3V
X5R
0201
20%
0.22UF
6.3V
X5R
0201
20%
0.22UF
6.3V
X5R
20%
0201
0.22UF
6.3V
X5R
0201
20%
0.22UF
6.3V
X5R
0201
20%
0.22UF
6.3V
X5R
0201
20%
0.22UF
6.3V
X5R
0201
20%
5%
1/32W
MF
01005
100K
01005
MF
1/32W
5%
100K
NAND_IO_3V3
MF
1/20W
0
5%
201
MF
0
5%
NAND_IO_1V8
201
1/20W
6.3V
X5R
0201-MUR
20%
1.0UF
6.3V
X5R
0201-MUR
1.0UF
20%
SYNC_DATE=N/A
NAND
SYNC_MASTER=MIKE
FMI0_AD<0>
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
VOLTAGE=1.8V
PPVCCQ_NAND
=PP3V3_NAND
MIN_NECK_WIDTH=0.1MM
VOLTAGE=3.3V
MAX_NECK_LENGTH=3MM
PPVDDI_NAND_U1400
NET_SPACING_TYPE=PWR
MIN_LINE_WIDTH=0.2MM
FMI1_AD<0>
FMI0_ALE
FMI0_WE_L
=PP3V3_NAND
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.2MM
NET_SPACING_TYPE=PWR
MAX_NECK_LENGTH=3MM
MIN_NECK_WIDTH=0.1MM
PPVDDI_NAND_U1410
PPVCCQ_NAND
VOLTAGE=1.8V
NET_SPACING_TYPE=PWR
MIN_NECK_WIDTH=0.1MM
MIN_LINE_WIDTH=0.2MM
MAX_NECK_LENGTH=3 MM
FMI1_RE_N
FMI0_RE_N
FMI0_AD<1>
=PP1V8_NAND
FMI0_AD<7>
FMI1_CLE
FMI0_RE_N
FMI0_AD<2>
FMI0_AD<1>
FMI1_AD<2>
FMI1_AD<1>
FMI1_AD<0>
FMI0_AD<7>
FMI0_AD<6>
FMI0_AD<5>
FMI0_AD<4>
FMI0_AD<0>
FMI0_ALE
FMI0_CLE
FMI0_WE_L
FMI0_CE1_L
FMI0_CLE
FMI0_ALE
FMI0_WE_L
FMI0_RE_N
FMI1_CLE
FMI1_ALE
FMI1_WE_L
FMI1_RE_N
FMI1_DQS_P
TP_VREF_SLOT1
FMI_ZQ_U1410
FMI_TCKC_U1400
FMI1_DQS_P
FMI1_ALE
FMI0_DQS_P
FMI0_CE0_L
FMI1_CE0_L
FMI0_AD<0>
FMI0_AD<3>
FMI0_AD<2>
FMI0_AD<4>
FMI1_AD<5>
FMI1_AD<4>
FMI1_AD<3>
FMI1_AD<6>
FMI1_AD<7>
FMI1_AD<1>
FMI1_AD<0>
FMI0_AD<5>
FMI0_CLE
FMI1_AD<2>
FMI1_RE_N
FMI1_ALE
FMI1_WE_L
FMI1_CLE
FMI_TMSC_U1400
FMI0_AD<6>
FMI1_AD<5>
FMI_ZQ_U1400
TP_VREF_SLOT0
FMI1_WE_L
FMI_TMSC_U1410
FMI_TCKC_U1410
FMI1_AD<7>
FMI1_AD<6>
FMI1_CE1_L
FMI0_DQS_P
NAND_SLOT1_RDYBSY_L
FMI1_AD<4>
FMI1_AD<3>
FMI0_AD<3>
NAND_SLOT0_RDYBSY_L
=PP3V3_NAND
TP14001
TP14011
TP14021
TP14031
TP14041
TP14051
TP14061
TP14071
TP14081
TP14091
C14321
2
C14311
2
C14301
2
R14741
2
C14241
2
C14221
2
C14211
2
C14201
2
U1410
C1
D2
A5
C5
A3
C3
H4
F4
M4
K4
G3
G1
H2
J1
J3
L1
K2
N3
L5
N5
K6
L7
J5
J7
H6
G7
E5
E7
B4
C7
D4
D6
OA0
OB0
B6
F2
M6
N1
N7
OC8
OD8
OE0
OF8
G0
OA8
OB8
G5
B2
F6
L3
A7
M2
OC0
OD0
OE8
OF0
G8
E3
E1
A1
C14701
2
R14731
2
R14721
2
C14121
2
C14111
2
C14101
2
C14041
2
C14021
2
C14011
2
C14001
2
U1400
C1
D2
A5
C5
A3
C3
H4
F4
M4
K4
G3
G1
H2
J1
J3
L1
K2
N3
L5
N5
K6
L7
J5
J7
H6
G7
E5
E7
B4
C7
D4
D6
OA0
OB0
B6
F2
M6
N1
N7
OC8
OD8
OE0
OF8
G0
OA8
OB8
G5
B2
F6
L3
A7
M2
OC0
OD0
OE8
OF0
G8
E3
E1
A1
R14541
2
C14501
2
R14531
2
R14521
2
C14131
2
C14141
2
C14341
2
C14331
2
C14061
2
C14051
2
C14261
2
C14251
2
R1455
1
2
R1475
1
2
R1401
1 2
R1400
1 2
C14511
2
C14711
2
051-8773
10.0.0
14 OF 157
12 OF 48
12 45
1235
45
61244
12 35
12 45
61244
35
61244
61244
61244
61244
61244
61244
61244
61244
1235
18. Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
NEED TO DOUBLE CHECK IF WE NEED THIS IN IPAD, OR IF THIS MIGHT BE A PHONE SPECIFIC ISSUE
WIFI ALIASES
UART ALIASES
OBSOLETE ALIASES
SYNC_MASTER=ALEX SYNC_DATE=09/30/2010
MLB ALIASES/CONNECTIONS
EXT_PWM_REQ
UART0_MUX_TXD
UART0_MUX_RXDUART0_AP_RXD MAKE_BASE=TRUE
UART0_AP_TXD MAKE_BASE=TRUE
WLAN_GPIO4MAKE_BASE=TRUEUART6_WLAN_RXD
MAKE_BASE=TRUEUART6_WLAN_TXD
HSIC_STROBE_4330
WLAN_ENABLE
WLAN_GPIO0
I2S2_VSP_LRCK MAKE_BASE=TRUE BT_PCM_SYNC
WLAN_GPIO3
I2S2_VSP_DIN MAKE_BASE=TRUE BT_PCM_DOUT
I2S2_VSP_DOUT MAKE_BASE=TRUE BT_PCM_DIN
UART3_BT_CTS_L MAKE_BASE=TRUE BT_UART_RTS_N
CLK_32K_WLAN MAKE_BASE=TRUE CLK32K
I2S2_VSP_BCLK MAKE_BASE=TRUE BT_PCM_CLK
UART3_BT_RTS_L MAKE_BASE=TRUE BT_UART_CTS_N
UART3_BT_TXD MAKE_BASE=TRUE BT_UART_RXD
PM_BT_HOST_WAKE MAKE_BASE=TRUE BT_HOST_WAKE
MAKE_BASE=TRUEPM_BT_WAKE BT_WAKE
UART3_BT_RXD MAKE_BASE=TRUE BT_UART_TXD
MAKE_BASE=TRUERST_BT_L BT_RESET_N
RST_WLAN_L MAKE_BASE=TRUE
MAKE_BASE=TRUEPM_WLAN_HOST_WAKE
MAKE_BASE=TRUEHSIC_HOST_READY_WLAN WLAN_GPIO1
MAKE_BASE=TRUEHSIC1_WLAN_DATA1 HSIC_DATA_4330
MAKE_BASE=TRUEHSIC1_WLAN_STB1
MAKE_BASE=TRUEHSIC_WLAN_RDY HSIC_DEVICE_READY
MAKE_BASE=TRUENC_EXT_SMPS_REQ
MAKE_BASE=TRUENC_EXT_PWM_REQ
MAKE_BASE=TRUENC_BT_GPIO5
EXT_SMPS_REQ
BT_GPIO5
MAKE_BASE=TRUETP_WLAN_GPIO5
MAKE_BASE=TRUEGSM_TXBURST_IND LED_DRIVE_GSMB
WLAN_GPIO5
051-8773
10.0.0
21 OF 157
15 OF 48
11 42
11 42542
542
31 33542
542
31 33
31 33
31 33
51942 31
31 33
51942 31
51942 31
542 31 33
3742 32 33
51942 31
542 31 33
542 31 33
37 31 33
5 31 33
542 31 33
3745 31 33
3745
37
542 31 33
44042 31 33
44042
542 31
31
53045
31
19. S
D
G
D
S
G
IN
IN
IN
SYM_VER-2
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
IN
SYM_VER-2
SYM_VER-2
SYM_VER-2
SYM_VER-2
OUT
NC
NC
NC
NC
NC
NC
NC
NC
NC
TABLE_ALT_ITEM
TABLE_ALT_ITEM
PART NUMBER
ALTERNATE FORPART NUMBER BOM OPTION REF DES COMMENTS:
TABLE_ALT_HEAD
Apple Inc.
THE INFORMATION CONTAINED HEREIN IS THE
PROPRIETARY PROPERTY OF APPLE INC.
124578
B
D
8 7 6 5 4 3
C
B
A
NOTICE OF PROPRIETARY PROPERTY:
PAGE
12
D
A
C
PAGE TITLE
SHEET
IV ALL RIGHTS RESERVED
R
D
SIZEDRAWING NUMBER
REVISION
BRANCH
6 3
THE POSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THIS DOCUMENT IN CONFIDENCE
III NOT TO REVEAL OR PUBLISH IT IN WHOLE OR PART
II NOT TO REPRODUCE OR COPY IT
EDP CONNECTORIMAX
CHANNEL
VGS MAX +/- 8V
MOSFET
RDS(ON)
3 A
SIA413DJ
P-TYPE
SIA413DJ
518S0827
100MOHM @-1.5V
CRITICAL
FERR-120-OHM-1.5A
0402B
6.3V
X5R
0.1UF
201
10%
1/20W
100K
MF
1%
201
2N7002TXG
SOT-523-3
SIA413DJ
SC70-6L
CRITICAL
10%
X5R
0201
0.015UF
6.3V
39K
MF
1%
1/20W
201
NOSTUFF
201
MF
1/20W
1%
10K
201
10K
MF
1%
1/20W
NOSTUFF
201
MF
1/20W
1%
21.5K
10%
50V
402
CERM
820PF
CERM
100PF
5%
402
50V
0201
82PF
25V
CERM
5%
CERM
5%
82PF
0201
25V
25V
CERM
5%
0201
82PF
FERR-240-OHM-25%-300MA
0402
CRITICAL
6
743
743
TCM0605-1
90-OHM-50MA
1/20W
MF
5%
201
0
0201
82PF
25V
5%
CERM
201
1000PF
16V
10%
X7R
10%6.3V X5R201
0.1UF
0.1UF
201 6.3V 10% X5R
201 X5R10%6.3V
0.1UF
743
201 X5R6.3V
0.1UF
10%
743
201 6.3V X5R10%
0.1UF
743
X5R10%6.3V
0.1UF
201
743
6.3V 10% X5R
0.1UF
201
743
0.1UF
10%201 X5R6.3V
743
MF
01005
1%
100K
1/32W
1%
1/32W
100K
MF
01005
0.1UF
X5R201 10%6.3V
6.3V
0.1UF
201 10% X5R
743
743
10%
50V
402
CERM
820PF
5%
CERM
100PF
402
50V
0402
CRITICAL
FERR-240-OHM-25%-300MA
3743
3743
3743
3743
3743
3743
37 43
37 43
37 43
37 43
37 43
37 43
TCM0806-4SM
12-OHM-100MA-8.5GHZ
12-OHM-100MA-8.5GHZ
TCM0806-4SM
12-OHM-100MA-8.5GHZ
TCM0806-4SM
12-OHM-100MA-8.5GHZ
TCM0806-4SM
402
6.3V
CERM
1UF
10%
1%
100K
MF
01005
1/32W
502250-8051
F-RT-SM
CRITICAL
7 43
01005
1.00M
01005
1.00M
01005
1.00M
01005
1.00M
01005
1.00M
01005
1.00M
1.00M
01005
1.00M
01005
47K
MF
1/20W
5%
201
L2242,L5500,L5501,L5600,L5601,L5620
155S0667
VIDEO: EDP CONNECTOR
SYNC_DATE=01/19/2011SYNC_MASTER=JOE
376S0903 376S0796
PP3V3_LCDVDD_SW_FMIN_NECK_WIDTH=0.20 MM
MIN_LINE_WIDTH=0.30 MM
VOLTAGE=3.3V
PP3V3_S0_LCD_FERR
VOLTAGE=3.3V
MIN_LINE_WIDTH=0.30 MM
MIN_NECK_WIDTH=0.20 MM
=PP3V3_LCD
=PP3V3_LCD
EDP_AUX_CONN_N
EDP_DATA_CONN_N<2>
EDP_DATA_CONN_P<3>
LED_IO_6_B
EDP_AUX_CONN_P
EDP_DATA_CONN_P<0>
PPLED_BACK_REG_B
NET_SPACING_TYPE=PWR
VOLTAGE=20.4V
MIN_LINE_WIDTH=0.6 MM
MAX_NECK_LENGTH=3 MM
MIN_NECK_WIDTH=0.2 MM
EDP_DATA_CONN_N<3>
LED_IO_2_B
LED_IO_5_A
LED_IO_3_A
EDP_DATA_CONN_P<3>
EDP_DATA_CONN_N<3>
EDP_DATA_CONN_P<2>
EDP_DATA_CONN_N<2>
EDP_DATA_CONN_P<1>
EDP_DATA_CONN_N<1>
EDP_DATA_CONN_N<0>
EDP_DATA_CONN_P<0>
EDP_DATA_CONN_P<3>
EDP_DATA_CONN_P<1>
EDP_DATA_CONN_N<1>
EDP_DATA_CONN_P<2>
EDP_DATA_CONN_N<3>
EDP_DATA_CONN_N<0>
EDP_DATA_CONN_P<0>
EDP_DATA_CONN_N<2>
=PPLED_REG_A
=PPLED_REG_B
PPLED_BACK_REG_A
MIN_LINE_WIDTH=0.6 MM
VOLTAGE=20.4V
MIN_NECK_WIDTH=0.2 MM
MAX_NECK_LENGTH=3 MM
NET_SPACING_TYPE=PWR
EDP_DATA_CONN_P<1>
EDP_DATA_CONN_N<1>
EDP_EMI_TX_N<1>
EDP_EMI_TX_P<1>
EDP_AUX_CONN_N
EDP_EMI_AUX_P
EDP_AP_HPD
EDP_AUX_CONN_PEDP_AP_AUX_P
EDP_AP_AUX_N EDP_EMI_AUX_N
EDP_AP_TX_P<3>
EDP_AP_TX_N<3>
EDP_AP_TX_P<2>
EDP_AP_TX_N<2>
EDP_AP_TX_P<1>
EDP_AP_TX_N<1>
EDP_AP_TX_N<0>
EDP_AP_TX_P<0>
PP3V3_S0_LCD_FERR
LCDVDD_PWREN_L_R
LED_IO_4_B
LED_IO_3_B
EDP_DATA_CONN_P<2>
LED_IO_1_B
LED_IO_6_A
LED_IO_5_B
LED_IO_1_A
EDP_DATA_CONN_N<0>
LED_IO_4_A
LED_IO_2_A
PM_LCDVDD_PWREN
LCDVDD_PWREN_L
EDP_EMI_TX_N<0>
EDP_EMI_TX_N<2>
EDP_EMI_TX_N<3>
EDP_EMI_TX_P<3>
EDP_EMI_TX_P<2>
EDP_EMI_TX_P<0>
R2250_1
Q2200
155S0583 RADAR:8616060, RADAR: 9015335
RADAR:8379470
L2201
1 2
C22031
2
R22051
2
Q2201
3
1
2
Q2200
1
3
47
C2204
1 2
R22031
2
R22101
2
R22111
2
R2204
1 2
C22201
2
C22331
2
C22411
2
C22401
2
C22301
2
L2200
1 2
L2242
1
2 3
4
R2250
1 2
C22321
2
C22061
2
C22501 2
C22511 2
C22421 2
C22431 2
C22441 2
C22451 2
C22461 2
C22471 2
R22401
2
R22411
2
C22481 2
C22491 2
C22701
2
C22531
2
L2210
1 2
L2202
1
2 3
4
L2232
1
2 3
4
L2222
1
2 3
4
L2212
1
2 3
4
C22021
2
R22421
2
J2200
1
10
11
12
13
14
15
16
17
18
19
2
20
21
22
23
24
25
26
27
28
29
3
30
31
32
33
34
35
36
37
38
39
4
40
41
42
43
44
45
46
47
48
49
5
50
51
52
53
54
55
6
7
8
9
R2280
1 2
R2281
1 2
R2282
1 2
R2283
1 2
R2284
1 2
R2285
1 2
R2286
1 2
R2287
1 2
R22901
2
051-8773
10.0.0
22 OF 157
16 OF 48
45
1645
1635
1635
16 43
16 43
16 43
1643
16 43
45
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
16 43
35
35
45
16 43
16 43
43
43
16 43
43 16 43
43
1645
16 43
16 43
43
43
43
43
43
43