SlideShare a Scribd company logo

Timing error tolerance in small core designs for soc applications

•Download as DOCX, PDF•
•
I3E Technologies
I3E Technologies

I3E Technologies, #23/A, 2nd Floor SKS Complex, Opp. Bus Stand, Karur-639 001. IEEE PROJECTS AVAILABLE, NON-IEEE PROJECTS AVAILABLE, APPLICATION BASED PROJECTS AVAILABLE, MINI-PROJECTS AVAILABLE. Mobile : 99436 99916, 99436 99926, 99436 99936 Mail ID: i3eprojectskarur@gmail.com Web: www.i3etechnologies.com, www.i3eprojects.com

Engineering
1 of 1
TIMING ERROR TOLERANCE IN SMALL CORE DESIGNS FOR SOC APPLICATIONS ABSTRACT: Timing errors are an increasing reliability concern in nanometer technology, high complexity and multivoltage/ frequency integrated circuits. A local error detection and correction technique is presented in this work that is based on a new bit flipping flip-flop. Whenever a timing error is detected, it is corrected by complementing the output of the corresponding flip- flop. The proposed solution is characterized by very low silicon area and power requirements compared to previous design schemes in the open literature. To validate its efficiency, it has been applied in the design of a MIPS microprocessor core in a 90nm technology, while a demonstration version of the same core in an FPGA platform is presented

Recommended

NISHANT_PATHAK_RESUME
NISHANT_PATHAK_RESUMENISHANT_PATHAK_RESUME
NISHANT_PATHAK_RESUMENIRMA University
 
2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsi2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsiVision Solutions
 
Ieee project titles 2015 16
Ieee project titles 2015 16Ieee project titles 2015 16
Ieee project titles 2015 16Raja Ram
 
Acceleware Overview
Acceleware OverviewAcceleware Overview
Acceleware OverviewIBM India Smarter Computing
 
Actively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainActively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainmsnadaf
 
ISC14 Embedded HPC BoF Panel Presentation
ISC14 Embedded HPC BoF Panel PresentationISC14 Embedded HPC BoF Panel Presentation
ISC14 Embedded HPC BoF Panel PresentationEric Van Hensbergen
 
Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...
Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...
Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...Ecway Technologies
 
Resume General
Resume GeneralResume General
Resume GeneralPrasanth Prabu Ravichandiran
 

Recommended

NISHANT_PATHAK_RESUME
NISHANT_PATHAK_RESUMENISHANT_PATHAK_RESUME
NISHANT_PATHAK_RESUMENIRMA University
 
2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsi2013 IEEE M.tech vlsi
2013 IEEE M.tech vlsiVision Solutions
 
Ieee project titles 2015 16
Ieee project titles 2015 16Ieee project titles 2015 16
Ieee project titles 2015 16Raja Ram
 
Acceleware Overview
Acceleware OverviewAcceleware Overview
Acceleware OverviewIBM India Smarter Computing
 
Actively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainActively seeking for an opportunity in VLSI domain
Actively seeking for an opportunity in VLSI domainmsnadaf
 
ISC14 Embedded HPC BoF Panel Presentation
ISC14 Embedded HPC BoF Panel PresentationISC14 Embedded HPC BoF Panel Presentation
ISC14 Embedded HPC BoF Panel PresentationEric Van Hensbergen
 
Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...
Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...
Dotnet receiver-driven adaptive enhancement layer switching algorithm for sc...Ecway Technologies
 
Resume General
Resume GeneralResume General
Resume GeneralPrasanth Prabu Ravichandiran
 
Add
AddAdd
AddI3E Technologies
 
Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorI3E Technologies
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...I3E Technologies
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicI3E Technologies
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...I3E Technologies
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...I3E Technologies
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftI3E Technologies
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders novel components, method...Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders novel components, method...I3E Technologies
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingI3E Technologies
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...I3E Technologies
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...I3E Technologies
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link convertersI3E Technologies
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterI3E Technologies
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...I3E Technologies
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...I3E Technologies
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersI3E Technologies
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...I3E Technologies
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor driveI3E Technologies
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...I3E Technologies
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterI3E Technologies
 
Raashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashidFaiyazSheikh
 
Adsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptAdsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptjigup7320
 

More Related Content

More from I3E Technologies

Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorI3E Technologies
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...I3E Technologies
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicI3E Technologies
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...I3E Technologies
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...I3E Technologies
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftI3E Technologies
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders novel components, method...Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders novel components, method...I3E Technologies
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingI3E Technologies
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...I3E Technologies
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...I3E Technologies
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link convertersI3E Technologies
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterI3E Technologies
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...I3E Technologies
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...I3E Technologies
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersI3E Technologies
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...I3E Technologies
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor driveI3E Technologies
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...I3E Technologies
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterI3E Technologies
 

More from I3E Technologies (20)

Add
AddAdd
Add
 
Design of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulatorDesign of a low voltage low-dropout regulator
Design of a low voltage low-dropout regulator
 
An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...An efficient constant multiplier architecture based on vertical horizontal bi...
An efficient constant multiplier architecture based on vertical horizontal bi...
 
Aging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logicAging aware reliable multiplier design with adaptive hold logic
Aging aware reliable multiplier design with adaptive hold logic
 
A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...A high performance fir filter architecture for fixed and reconfigurable appli...
A high performance fir filter architecture for fixed and reconfigurable appli...
 
A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...A generalized algorithm and reconfigurable architecture for efficient and sca...
A generalized algorithm and reconfigurable architecture for efficient and sca...
 
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fftA combined sdc sdf architecture for normal i o pipelined radix-2 fft
A combined sdc sdf architecture for normal i o pipelined radix-2 fft
 
Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders novel components, method...Reverse converter design via parallel prefix adders novel components, method...
Reverse converter design via parallel prefix adders novel components, method...
 
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encodingPre encoded multipliers based on non-redundant radix-4 signed-digit encoding
Pre encoded multipliers based on non-redundant radix-4 signed-digit encoding
 
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
Energy optimized subthreshold vlsi logic family with unbalanced pull up down ...
 
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
Variable form carrier-based pwm for boost-voltage motor driver with a charge-...
 
Ultrasparse ac link converters
Ultrasparse ac link convertersUltrasparse ac link converters
Ultrasparse ac link converters
 
Single inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converterSingle inductor dual-output buck–boost power factor correction converter
Single inductor dual-output buck–boost power factor correction converter
 
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...Ripple minimization through harmonic elimination in asymmetric interleaved mu...
Ripple minimization through harmonic elimination in asymmetric interleaved mu...
 
Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...Resonance analysis and soft switching design of isolated boost converter with...
Resonance analysis and soft switching design of isolated boost converter with...
 
Reliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost convertersReliability evaluation of conventional and interleaved dc–dc boost converters
Reliability evaluation of conventional and interleaved dc–dc boost converters
 
Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...Power factor corrected zeta converter based improved power quality switched m...
Power factor corrected zeta converter based improved power quality switched m...
 
Pfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drivePfc cuk converter fed bldc motor drive
Pfc cuk converter fed bldc motor drive
 
Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...Optimized operation of current fed dual active bridge dc dc converter for pv ...
Optimized operation of current fed dual active bridge dc dc converter for pv ...
 
Online variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverterOnline variable topology type photovoltaic grid-connected inverter
Online variable topology type photovoltaic grid-connected inverter
 

Recently uploaded

Raashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashidFaiyazSheikh
 
Adsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptAdsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptjigup7320
 
Developing a smart system for infant incubators using the internet of things ...
Developing a smart system for infant incubators using the internet of things ...Developing a smart system for infant incubators using the internet of things ...
Developing a smart system for infant incubators using the internet of things ...IJECEIAES
 
analog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxanalog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxKarpagam Institute of Teechnology
 
Intro to Design (for Engineers) at Sydney Uni
Intro to Design (for Engineers) at Sydney UniIntro to Design (for Engineers) at Sydney Uni
Intro to Design (for Engineers) at Sydney UniR. Sosa
 
21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological universityMohd Saifudeen
 
Autodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptxAutodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptxMustafa Ahmed
 
Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1T.D. Shashikala
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxMustafa Ahmed
 
Circuit Breakers for Engineering Students
Circuit Breakers for Engineering StudentsCircuit Breakers for Engineering Students
Circuit Breakers for Engineering Studentskannan348865
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfEr.Sonali Nasikkar
 
Seizure stage detection of epileptic seizure using convolutional neural networks
Seizure stage detection of epileptic seizure using convolutional neural networksSeizure stage detection of epileptic seizure using convolutional neural networks
Seizure stage detection of epileptic seizure using convolutional neural networksIJECEIAES
 
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptxSLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptxCHAIRMAN M
 
History of Indian Railways - the story of Growth & Modernization
History of Indian Railways - the story of Growth & ModernizationHistory of Indian Railways - the story of Growth & Modernization
History of Indian Railways - the story of Growth & ModernizationEmaan Sharma
 
Diploma Engineering Drawing Qp-2024 Ece .pdf
Diploma Engineering Drawing Qp-2024 Ece .pdfDiploma Engineering Drawing Qp-2024 Ece .pdf
Diploma Engineering Drawing Qp-2024 Ece .pdfJNTUA
 
Fuzzy logic method-based stress detector with blood pressure and body tempera...
Fuzzy logic method-based stress detector with blood pressure and body tempera...Fuzzy logic method-based stress detector with blood pressure and body tempera...
Fuzzy logic method-based stress detector with blood pressure and body tempera...IJECEIAES
 
Insurance management system project report.pdf
Insurance management system project report.pdfInsurance management system project report.pdf
Insurance management system project report.pdfKamal Acharya
 
Dynamo Scripts for Task IDs and Space Naming.pptx
Dynamo Scripts for Task IDs and Space Naming.pptxDynamo Scripts for Task IDs and Space Naming.pptx
Dynamo Scripts for Task IDs and Space Naming.pptxMustafa Ahmed
 
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisSeismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisDr.Costas Sachpazis
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...josephjonse
 

Recently uploaded (20)

Raashid final report on Embedded Systems
Raashid final report on Embedded SystemsRaashid final report on Embedded Systems
Raashid final report on Embedded Systems
 
Adsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) pptAdsorption (mass transfer operations 2) ppt
Adsorption (mass transfer operations 2) ppt
 
Developing a smart system for infant incubators using the internet of things ...
Developing a smart system for infant incubators using the internet of things ...Developing a smart system for infant incubators using the internet of things ...
Developing a smart system for infant incubators using the internet of things ...
 
analog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptxanalog-vs-digital-communication (concept of analog and digital).pptx
analog-vs-digital-communication (concept of analog and digital).pptx
 
Intro to Design (for Engineers) at Sydney Uni
Intro to Design (for Engineers) at Sydney UniIntro to Design (for Engineers) at Sydney Uni
Intro to Design (for Engineers) at Sydney Uni
 
21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university21scheme vtu syllabus of visveraya technological university
21scheme vtu syllabus of visveraya technological university
 
Autodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptxAutodesk Construction Cloud (Autodesk Build).pptx
Autodesk Construction Cloud (Autodesk Build).pptx
 
Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1Research Methodolgy & Intellectual Property Rights Series 1
Research Methodolgy & Intellectual Property Rights Series 1
 
Augmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptxAugmented Reality (AR) with Augin Software.pptx
Augmented Reality (AR) with Augin Software.pptx
 
Circuit Breakers for Engineering Students
Circuit Breakers for Engineering StudentsCircuit Breakers for Engineering Students
Circuit Breakers for Engineering Students
 
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdfInstruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
Instruct Nirmaana 24-Smart and Lean Construction Through Technology.pdf
 
Seizure stage detection of epileptic seizure using convolutional neural networks
Seizure stage detection of epileptic seizure using convolutional neural networksSeizure stage detection of epileptic seizure using convolutional neural networks
Seizure stage detection of epileptic seizure using convolutional neural networks
 
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptxSLIDESHARE PPT-DECISION MAKING METHODS.pptx
SLIDESHARE PPT-DECISION MAKING METHODS.pptx
 
History of Indian Railways - the story of Growth & Modernization
History of Indian Railways - the story of Growth & ModernizationHistory of Indian Railways - the story of Growth & Modernization
History of Indian Railways - the story of Growth & Modernization
 
Diploma Engineering Drawing Qp-2024 Ece .pdf
Diploma Engineering Drawing Qp-2024 Ece .pdfDiploma Engineering Drawing Qp-2024 Ece .pdf
Diploma Engineering Drawing Qp-2024 Ece .pdf
 
Fuzzy logic method-based stress detector with blood pressure and body tempera...
Fuzzy logic method-based stress detector with blood pressure and body tempera...Fuzzy logic method-based stress detector with blood pressure and body tempera...
Fuzzy logic method-based stress detector with blood pressure and body tempera...
 
Insurance management system project report.pdf
Insurance management system project report.pdfInsurance management system project report.pdf
Insurance management system project report.pdf
 
Dynamo Scripts for Task IDs and Space Naming.pptx
Dynamo Scripts for Task IDs and Space Naming.pptxDynamo Scripts for Task IDs and Space Naming.pptx
Dynamo Scripts for Task IDs and Space Naming.pptx
 
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas SachpazisSeismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
Seismic Hazard Assessment Software in Python by Prof. Dr. Costas Sachpazis
 
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...8th International Conference on Soft Computing, Mathematics and Control (SMC ...
8th International Conference on Soft Computing, Mathematics and Control (SMC ...
 

Timing error tolerance in small core designs for soc applications

  • 1. TIMING ERROR TOLERANCE IN SMALL CORE DESIGNS FOR SOC APPLICATIONS ABSTRACT: Timing errors are an increasing reliability concern in nanometer technology, high complexity and multivoltage/ frequency integrated circuits. A local error detection and correction technique is presented in this work that is based on a new bit flipping flip-flop. Whenever a timing error is detected, it is corrected by complementing the output of the corresponding flip- flop. The proposed solution is characterized by very low silicon area and power requirements compared to previous design schemes in the open literature. To validate its efficiency, it has been applied in the design of a MIPS microprocessor core in a 90nm technology, while a demonstration version of the same core in an FPGA platform is presented