Suppose our 5-stage MIPS pipeline contains a data hazard unit and the instruction in a load delay slot uses the register written by the lw instruction. What is the MAXIMUM number of stall cycles required for the instruction in the load delay slot WITH a data forwarding unit and WITHOUT a data forwarding unit? Explain your answer..