(Page 1 OF 2 pages)
Curriculum Vitae
Lakshya Garg
B.Tech (Electronics and Communication)
CAREER OBJECTIVE
Actively searching for a challenging position in the ever-growing ASIC/VLSI Design/Verification field
where I can utilize my prior knowledge, enhance my abilities and aid in the growth of the organization.
ACADEMIC DETAILS
Name Of
Examination
Institute Board/University Year Marks
Post Graduate-
Diploma in VLSI
CDAC,ACTS, Pune CDAC
AUG 2015 -
FEB 2016
75.17 %
B.Tech.(Electronics
and Communication)
Gurgaon Institute of
Technology and Management
Maharshi Dayanand
University
2011 - 2015 72.5 %
Class XII
Mata Kasturi Devi Senior
Secondary Public School,
New Delhi
CBSE
2011 64.2 %
Class X DELHI Public School, Taoru CBSE 2009 86.6 %
TECHNICAL SKILLS
• Language: Verilog, VHDL, Shell Scripting, C, C++.
• Related Skill Set: - CMOS, Static Timing Analysis (STA), Digital Design, Basics of System
Verilog, FPGA.
• EDA Tools: - Xilinx ISE 14.7, Questasim 10.1d, Vivado Design Suite, Ng-Spice, Matlab.
ACADEMIC PROJECTS
Project 1:-
• Company Name: - CDAC-ACTS, Pune.
• Project Title: - Implementation of Stepper Motor Controller using FPGA with MATLAB GUI
control.
• Duration: - 1 month.
• Project Description:-MATLAB based GUI for transmitting the controls (speed, angle, direction)
for the motor. Designed UART as interface between MATLAB and controller on FPGA. Used H-
bridge to drive the Bipolar Stepper motor using PWM. Manually controlling motor with
potentiometer.
lakshyagarg37@gmail.com
+91-9034969773
Flat No-B2/507,Sidco
Shivalik,Sector-1 ,IMT Manesar
(Gurgaon) 122050
Haryana(India)
(Page 2 OF 2 pages)
Project 2:-
• Company Name: - Xinoe systems Pvt. Ltd.
• Project Title:- Basic UART
• Duration: - 6 months
• Project Description- Designed UART transmitter and receiver using FSM. Implemented on
FPGA (Vitex-4).Tools used are Xillinx ISE 14.7 and Questasim 10.1d.
Project 3:-
• Company Name: - Xinoe systems Pvt. Ltd.
• Project Title:-Traffic Light Controller using FPGA.
• Duration: - 1.5 months
• Project Description- This project Implements Traffic Light Controller on FPGA. The tools used
are:-Questasim 10.0b and Xillinx 14.7.
ACHIEVEMENTS AND EXTRA –CURRICULAR ACTIVITIES
• Headed Industrial Relationship department of IEEE branch of our college (GITM)
• Sponsorship department Head of the Tech-fest (IGNITRON'14) organized at college.
• End to End coordination for 4 major electronics events held in Tech-Fest.
• Core Member of IEEE student branch of GITM.
• Member of ROBOTICS society of GITM.
• Actively participated in National Robotics Championship.
• Participated in ROBO Galaxy event held in GITM.
• Participated in ANDROID workshop.
INTERPERSONAL SKILL
• Leadership abilities
• Ability to rapidly build relationship and trust.
• Confident and Determined.
• Ability to cope up with different situations.
DECLARATION
I hereby declare that particulars given herein are true and complete to the best of my knowledge.
Place:
Date:

RESUME_LAKSHYA_GARG

  • 1.
    (Page 1 OF2 pages) Curriculum Vitae Lakshya Garg B.Tech (Electronics and Communication) CAREER OBJECTIVE Actively searching for a challenging position in the ever-growing ASIC/VLSI Design/Verification field where I can utilize my prior knowledge, enhance my abilities and aid in the growth of the organization. ACADEMIC DETAILS Name Of Examination Institute Board/University Year Marks Post Graduate- Diploma in VLSI CDAC,ACTS, Pune CDAC AUG 2015 - FEB 2016 75.17 % B.Tech.(Electronics and Communication) Gurgaon Institute of Technology and Management Maharshi Dayanand University 2011 - 2015 72.5 % Class XII Mata Kasturi Devi Senior Secondary Public School, New Delhi CBSE 2011 64.2 % Class X DELHI Public School, Taoru CBSE 2009 86.6 % TECHNICAL SKILLS • Language: Verilog, VHDL, Shell Scripting, C, C++. • Related Skill Set: - CMOS, Static Timing Analysis (STA), Digital Design, Basics of System Verilog, FPGA. • EDA Tools: - Xilinx ISE 14.7, Questasim 10.1d, Vivado Design Suite, Ng-Spice, Matlab. ACADEMIC PROJECTS Project 1:- • Company Name: - CDAC-ACTS, Pune. • Project Title: - Implementation of Stepper Motor Controller using FPGA with MATLAB GUI control. • Duration: - 1 month. • Project Description:-MATLAB based GUI for transmitting the controls (speed, angle, direction) for the motor. Designed UART as interface between MATLAB and controller on FPGA. Used H- bridge to drive the Bipolar Stepper motor using PWM. Manually controlling motor with potentiometer. lakshyagarg37@gmail.com +91-9034969773 Flat No-B2/507,Sidco Shivalik,Sector-1 ,IMT Manesar (Gurgaon) 122050 Haryana(India)
  • 2.
    (Page 2 OF2 pages) Project 2:- • Company Name: - Xinoe systems Pvt. Ltd. • Project Title:- Basic UART • Duration: - 6 months • Project Description- Designed UART transmitter and receiver using FSM. Implemented on FPGA (Vitex-4).Tools used are Xillinx ISE 14.7 and Questasim 10.1d. Project 3:- • Company Name: - Xinoe systems Pvt. Ltd. • Project Title:-Traffic Light Controller using FPGA. • Duration: - 1.5 months • Project Description- This project Implements Traffic Light Controller on FPGA. The tools used are:-Questasim 10.0b and Xillinx 14.7. ACHIEVEMENTS AND EXTRA –CURRICULAR ACTIVITIES • Headed Industrial Relationship department of IEEE branch of our college (GITM) • Sponsorship department Head of the Tech-fest (IGNITRON'14) organized at college. • End to End coordination for 4 major electronics events held in Tech-Fest. • Core Member of IEEE student branch of GITM. • Member of ROBOTICS society of GITM. • Actively participated in National Robotics Championship. • Participated in ROBO Galaxy event held in GITM. • Participated in ANDROID workshop. INTERPERSONAL SKILL • Leadership abilities • Ability to rapidly build relationship and trust. • Confident and Determined. • Ability to cope up with different situations. DECLARATION I hereby declare that particulars given herein are true and complete to the best of my knowledge. Place: Date: