Report
Share
Download to read offline
Recommended
Day1 CourseIntroduction
This document outlines the agenda and schedule for a course on FPGA and CPLD design using Verilog HDL. The course will cover digital logic concepts, FPGA/CPLD devices, Verilog simulation and synthesis using ModelSim and Quartus, and designing a project with a MAX II Starter Kit. It lists the required tools including a Windows PC, ModelSim simulator, MAX II Starter Kit, and Quartus software. Reference materials on Verilog, FPGAs, ASICs and the starter kit are also provided.
Role of a christian in workplace
The document discusses the role of Christians in the workplace based on biblical principles. It highlights three key principles for Christians to follow at work: excellence, ethics and integrity, and extravagant love and service. Several biblical characters like Daniel, Joseph and the Centurion are used as examples who demonstrated these principles in their work and careers. The document emphasizes that as Christians, work should be done with sincerity, as serving the Lord rather than people, and that God rewards all good work.
Day2.Combinational Logic
This document discusses various digital logic components including combinational logic gates, decoders, multiplexers, priority encoders, comparators, adders, and arithmetic logic units. It provides examples of Verilog code for 7-segment displays, decoders, and ALUs. It also outlines several logic design labs involving testing components like counters, decoders, multiplexers, and ALUs using stimulus and response monitoring.
Büro destruct tribute
Graphic Design Studio “Büro Destruct” founded 1994 in Bern Switzerland counts the four members Lopetz, Heiwid, MBrunner and H1reber. http://www.buro-destruct.com
Bible Quiz on John - 1 Round (examples)
The document contains questions and answers about details found in the Book of John from the Bible. It provides the names of birds (dove, rooster), trees (olive, fig), animals (sheep, donkey, wolf, snake) and Old Testament characters (Elijah, Moses, Isaiah, Jacob, Joseph, Abraham, David) mentioned in John. It also lists three references to the number three found in John, relating to a wedding in Cana, rebuilding the temple, and Peter disowning Jesus.
Day4 順序控制的循序邏輯實現
This document discusses sequential logic circuits including latches and flip flops. It provides examples of SR latches, D latches, D flip flops and other types of flip flops. It also discusses synchronous and asynchronous counters as well as timers. Verilog HDL code examples are given for sequential logic components like SR latches, D latches, D flip flops and various counter designs.
Recommended
Day1 CourseIntroduction
This document outlines the agenda and schedule for a course on FPGA and CPLD design using Verilog HDL. The course will cover digital logic concepts, FPGA/CPLD devices, Verilog simulation and synthesis using ModelSim and Quartus, and designing a project with a MAX II Starter Kit. It lists the required tools including a Windows PC, ModelSim simulator, MAX II Starter Kit, and Quartus software. Reference materials on Verilog, FPGAs, ASICs and the starter kit are also provided.
Role of a christian in workplace
The document discusses the role of Christians in the workplace based on biblical principles. It highlights three key principles for Christians to follow at work: excellence, ethics and integrity, and extravagant love and service. Several biblical characters like Daniel, Joseph and the Centurion are used as examples who demonstrated these principles in their work and careers. The document emphasizes that as Christians, work should be done with sincerity, as serving the Lord rather than people, and that God rewards all good work.
Day2.Combinational Logic
This document discusses various digital logic components including combinational logic gates, decoders, multiplexers, priority encoders, comparators, adders, and arithmetic logic units. It provides examples of Verilog code for 7-segment displays, decoders, and ALUs. It also outlines several logic design labs involving testing components like counters, decoders, multiplexers, and ALUs using stimulus and response monitoring.
Büro destruct tribute
Graphic Design Studio “Büro Destruct” founded 1994 in Bern Switzerland counts the four members Lopetz, Heiwid, MBrunner and H1reber. http://www.buro-destruct.com
Bible Quiz on John - 1 Round (examples)
The document contains questions and answers about details found in the Book of John from the Bible. It provides the names of birds (dove, rooster), trees (olive, fig), animals (sheep, donkey, wolf, snake) and Old Testament characters (Elijah, Moses, Isaiah, Jacob, Joseph, Abraham, David) mentioned in John. It also lists three references to the number three found in John, relating to a wedding in Cana, rebuilding the temple, and Peter disowning Jesus.
Day4 順序控制的循序邏輯實現
This document discusses sequential logic circuits including latches and flip flops. It provides examples of SR latches, D latches, D flip flops and other types of flip flops. It also discusses synchronous and asynchronous counters as well as timers. Verilog HDL code examples are given for sequential logic components like SR latches, D latches, D flip flops and various counter designs.
Day4 Open
The document discusses the topics and activities for Day 4 of a course. It includes a lab on counter circuits and 7-segment displays, sequential logic circuits like D flip-flops, a lab on timer and counter circuits, a discussion of electronic circuits, finite state machine circuits, and a review plan for Day 5. It also briefly discusses using CPLDs for programmable logic controller applications by interfacing them with a computer using Verilog and the Altera design software Quartus.
Bible Quiz on John - 4 Round (people)
The document contains 5 questions and answers about people mentioned in the Bible related to Jesus. The questions ask who Jesus called Cephas, who Jesus said would see heaven open and angels ascending and descending, who is mentioned as a lamp that was burnt and gave light, who was the husband of Mary's sister, and which disciple Jesus asked where to buy bread. The answers provided are Simon son of John, Nathanael, John, Clopas, and Philip respectively, along with the corresponding Bible verse for each answer.
Day3 Lab
The document describes 6 labs involving using LEDs, logic gates, counters, timers and displays to learn digital circuits and programmable logic controller concepts. Lab 1 involves using DIP switches to control an LED with logic gates. Lab 2 uses an SR latch for feedback. Lab 3 adds a counter and 7-segment display. Lab 4 tests LED patterns. Lab 5 combines a counter, reset/increment buttons and LED/7-segment display. Lab 6 adds a timer and delay functionality.
The future of print media
The document discusses the future of print media. It provides four rules for ensuring the survival of print media: 1) make the packaging amusing, 2) create a desire for the curated content, 3) commit readers to reading the print content, and 4) provide satisfaction after finishing. It states that building relationships through amusement, desire, commitment and satisfaction can lead to stability, and stability plus growth can lead to profits. The document recommends learning from the success of vinyl records and focusing on identifying loyal print fans while encouraging more people to appreciate paper formats.
Bible Quiz on John - 5 Round (places)
This document contains 5 multiple choice questions about locations mentioned in the Bible related to Jesus. The questions ask about where Jacob's well was located, where the royal official was from that Jesus told "your son will live", where Jesus was when the Pharisees brought a woman caught in adultery, what town Philip came from, and what town Lazarus came from. The answers are also provided in the document.
Day3 實驗板介紹
This document provides instructions for connecting an 8051 microcontroller development board, describing the board's components including a 4 digit 7-segment LED, 16MHz oscillator, 8 LEDs, 4 push buttons, and DIP switch. It notes that the board provides 3.3V power from the Power Pin but has no overvoltage protection, and recommends connecting an external power source if drawing over 300mA. The document also describes the use of reset buttons and I/O pin connections between the board and a MAX II device.
James Burke A Career In American Business
Three deaths were reported in late September 1982 in the Chicago suburbs from cyanide poisoning after ingesting Extra-Strength Tylenol capsules. The next day, one more death occurred and the cause was confirmed to be cyanide poisoning from the Tylenol capsules. James Burke, the CEO of Johnson & Johnson, took charge of the crisis management at the corporate level after it was determined that cyanide was the cause of death in the contaminated Tylenol capsules from a specific batch manufactured at a McNeil plant.
School of Marketing
slides from marketing presentation, lecture series, book in development, you're awesome, attention is scarce, publishing matters, subscriptions sell, measure activity, Christopher Hill, School of Marketing,
Creative integrity
This very short document repeats the phrase "creative integrity" three times without any other context or explanation. It focuses solely on the idea of creative integrity but does not elaborate on what that means or how it applies to the topic at hand. The document ends abruptly with a simple "Thank You" without further details.
Engineer
The document provides an overview of the history and development of computing technology, including mainframe computers like the IBM 1130 and CDC CYBER, early personal computers like the Apple II and IBM PC, and minicomputers like the DEC PDP-11. It then discusses the semiconductor industry, trends in knowledge density and complexity over time, challenges faced by the Taiwanese technology industry, and the role and responsibilities of engineers.
XXX-Company-my viewpoints-2011-03-07
The document discusses quality stories and experiences related to product development. It provides 4 quality stories about Infineon applying a switch chip to automobiles, Infineon's zero defect automotive program, a memory issue that caused a Mars rover to malfunction, and issues at Toyota. The author then provides comments on challenges in complex products, quality assurance, tradeoffs between cost and quality, and lessons from successful companies. Finally, the author shares experiences in resource allocation, methodology, design activities, validation, quality management tools and culture, and makes suggestions around team setup and development practices.
book digest: product design and development
This book provides guidance on product design and development. It covers the process of product design, from conceptualization to design to manufacturing. The third edition offers the most up-to-date coverage and practices related to product design and the product development process.
Day4 Lab
The document discusses several topics related to digital logic design including:
1. Designing a synchronous counter circuit using a 7-segment display.
2. Using a frequency divider to generate clock signals for updating the counter and display.
3. Implementing a timer delay circuit using a counter and DIP switches to set the maximum value.
4. Designing a PLC counter circuit with an LED display to count input pulses from a switch.
Day3 Quartus II Tutorial
This document provides instructions for using Quartus II software to compile and download a design file onto an Altera FPGA device. It outlines the steps to create a project, add the design file, select a target device, compile the design, assign pins, and program the FPGA with the compiled design. The steps are: 1) create a project directory and add the design file; 2) select the target FPGA device; 3) compile the design; 4) assign pins; and 5) program the FPGA.
Day2 Verilog HDL Basic
Verilog HDL Basics covers the basics of Verilog including data types, modules, simulation, operators, assignments, and flow control. It discusses key concepts like event-driven simulation, blocking vs non-blocking assignments, continuous assignments, initial and always blocks, and control structures like if, case, for loops. The document provides examples to illustrate Verilog syntax and how it is used to model hardware at the register transfer level.
Day2 Intro. Model Sim
This document provides an overview of ModelSim and its simulation workflow. It discusses creating libraries and projects, compiling code, loading designs, simulating with stimuli, and viewing results. ModelSim allows adding files and folders to projects. Waveform displays can show signal values over time. SDF files can annotate timing information. ModelSim is used in command line mode or with a GUI interface.
Day2 Logic Circuits
This document discusses logic circuits and their characteristics. It covers TTL and CMOS voltage levels, noise margins, propagation delays, fan-out, open collector/drain interfaces, Schmitt trigger inputs, and details about the MAX II FPGA such as its IO banks, power supplies, and IOE characteristics. Key topics include the voltage levels that define logic 1 and 0 for TTL and CMOS, noise margins that provide voltage tolerances, and timing specifications like propagation delays. Interface types like open drain and considerations for driving loads are also addressed.
Day2 Open
The document outlines the topics to be covered on Day 2 of training which includes a review of electronic design and Boolean logic, an introduction to FPGA/CPLD devices, a Verilog HDL tutorial and running ModelSim, tools installation, and a Q&A session on using FPGA/CPLD. The day will also cover logic circuits, Verilog HDL basics for combinational logic, and a hands-on lab using ModelSim that is over 50% of the time. Resources on logic design from Altera and a note page from GFEC in traditional Chinese are also listed.
More Related Content
Viewers also liked
Day4 Open
The document discusses the topics and activities for Day 4 of a course. It includes a lab on counter circuits and 7-segment displays, sequential logic circuits like D flip-flops, a lab on timer and counter circuits, a discussion of electronic circuits, finite state machine circuits, and a review plan for Day 5. It also briefly discusses using CPLDs for programmable logic controller applications by interfacing them with a computer using Verilog and the Altera design software Quartus.
Bible Quiz on John - 4 Round (people)
The document contains 5 questions and answers about people mentioned in the Bible related to Jesus. The questions ask who Jesus called Cephas, who Jesus said would see heaven open and angels ascending and descending, who is mentioned as a lamp that was burnt and gave light, who was the husband of Mary's sister, and which disciple Jesus asked where to buy bread. The answers provided are Simon son of John, Nathanael, John, Clopas, and Philip respectively, along with the corresponding Bible verse for each answer.
Day3 Lab
The document describes 6 labs involving using LEDs, logic gates, counters, timers and displays to learn digital circuits and programmable logic controller concepts. Lab 1 involves using DIP switches to control an LED with logic gates. Lab 2 uses an SR latch for feedback. Lab 3 adds a counter and 7-segment display. Lab 4 tests LED patterns. Lab 5 combines a counter, reset/increment buttons and LED/7-segment display. Lab 6 adds a timer and delay functionality.
The future of print media
The document discusses the future of print media. It provides four rules for ensuring the survival of print media: 1) make the packaging amusing, 2) create a desire for the curated content, 3) commit readers to reading the print content, and 4) provide satisfaction after finishing. It states that building relationships through amusement, desire, commitment and satisfaction can lead to stability, and stability plus growth can lead to profits. The document recommends learning from the success of vinyl records and focusing on identifying loyal print fans while encouraging more people to appreciate paper formats.
Bible Quiz on John - 5 Round (places)
This document contains 5 multiple choice questions about locations mentioned in the Bible related to Jesus. The questions ask about where Jacob's well was located, where the royal official was from that Jesus told "your son will live", where Jesus was when the Pharisees brought a woman caught in adultery, what town Philip came from, and what town Lazarus came from. The answers are also provided in the document.
Day3 實驗板介紹
This document provides instructions for connecting an 8051 microcontroller development board, describing the board's components including a 4 digit 7-segment LED, 16MHz oscillator, 8 LEDs, 4 push buttons, and DIP switch. It notes that the board provides 3.3V power from the Power Pin but has no overvoltage protection, and recommends connecting an external power source if drawing over 300mA. The document also describes the use of reset buttons and I/O pin connections between the board and a MAX II device.
James Burke A Career In American Business
Three deaths were reported in late September 1982 in the Chicago suburbs from cyanide poisoning after ingesting Extra-Strength Tylenol capsules. The next day, one more death occurred and the cause was confirmed to be cyanide poisoning from the Tylenol capsules. James Burke, the CEO of Johnson & Johnson, took charge of the crisis management at the corporate level after it was determined that cyanide was the cause of death in the contaminated Tylenol capsules from a specific batch manufactured at a McNeil plant.
School of Marketing
slides from marketing presentation, lecture series, book in development, you're awesome, attention is scarce, publishing matters, subscriptions sell, measure activity, Christopher Hill, School of Marketing,
Creative integrity
This very short document repeats the phrase "creative integrity" three times without any other context or explanation. It focuses solely on the idea of creative integrity but does not elaborate on what that means or how it applies to the topic at hand. The document ends abruptly with a simple "Thank You" without further details.
Viewers also liked (10)
More from Ron Liu
Engineer
The document provides an overview of the history and development of computing technology, including mainframe computers like the IBM 1130 and CDC CYBER, early personal computers like the Apple II and IBM PC, and minicomputers like the DEC PDP-11. It then discusses the semiconductor industry, trends in knowledge density and complexity over time, challenges faced by the Taiwanese technology industry, and the role and responsibilities of engineers.
XXX-Company-my viewpoints-2011-03-07
The document discusses quality stories and experiences related to product development. It provides 4 quality stories about Infineon applying a switch chip to automobiles, Infineon's zero defect automotive program, a memory issue that caused a Mars rover to malfunction, and issues at Toyota. The author then provides comments on challenges in complex products, quality assurance, tradeoffs between cost and quality, and lessons from successful companies. Finally, the author shares experiences in resource allocation, methodology, design activities, validation, quality management tools and culture, and makes suggestions around team setup and development practices.
book digest: product design and development
This book provides guidance on product design and development. It covers the process of product design, from conceptualization to design to manufacturing. The third edition offers the most up-to-date coverage and practices related to product design and the product development process.
Day4 Lab
The document discusses several topics related to digital logic design including:
1. Designing a synchronous counter circuit using a 7-segment display.
2. Using a frequency divider to generate clock signals for updating the counter and display.
3. Implementing a timer delay circuit using a counter and DIP switches to set the maximum value.
4. Designing a PLC counter circuit with an LED display to count input pulses from a switch.
Day3 Quartus II Tutorial
This document provides instructions for using Quartus II software to compile and download a design file onto an Altera FPGA device. It outlines the steps to create a project, add the design file, select a target device, compile the design, assign pins, and program the FPGA with the compiled design. The steps are: 1) create a project directory and add the design file; 2) select the target FPGA device; 3) compile the design; 4) assign pins; and 5) program the FPGA.
Day2 Verilog HDL Basic
Verilog HDL Basics covers the basics of Verilog including data types, modules, simulation, operators, assignments, and flow control. It discusses key concepts like event-driven simulation, blocking vs non-blocking assignments, continuous assignments, initial and always blocks, and control structures like if, case, for loops. The document provides examples to illustrate Verilog syntax and how it is used to model hardware at the register transfer level.
Day2 Intro. Model Sim
This document provides an overview of ModelSim and its simulation workflow. It discusses creating libraries and projects, compiling code, loading designs, simulating with stimuli, and viewing results. ModelSim allows adding files and folders to projects. Waveform displays can show signal values over time. SDF files can annotate timing information. ModelSim is used in command line mode or with a GUI interface.
Day2 Logic Circuits
This document discusses logic circuits and their characteristics. It covers TTL and CMOS voltage levels, noise margins, propagation delays, fan-out, open collector/drain interfaces, Schmitt trigger inputs, and details about the MAX II FPGA such as its IO banks, power supplies, and IOE characteristics. Key topics include the voltage levels that define logic 1 and 0 for TTL and CMOS, noise margins that provide voltage tolerances, and timing specifications like propagation delays. Interface types like open drain and considerations for driving loads are also addressed.
Day2 Open
The document outlines the topics to be covered on Day 2 of training which includes a review of electronic design and Boolean logic, an introduction to FPGA/CPLD devices, a Verilog HDL tutorial and running ModelSim, tools installation, and a Q&A session on using FPGA/CPLD. The day will also cover logic circuits, Verilog HDL basics for combinational logic, and a hands-on lab using ModelSim that is over 50% of the time. Resources on logic design from Altera and a note page from GFEC in traditional Chinese are also listed.
Day1 Lab1
This document provides instructions for setting up and using ModelSim simulation software. It describes how to create libraries, compile design files, load the design, add stimuli, simulate, and view results. Specific steps include creating a work library, compiling a counter module and testbench, loading and running the simulation, adding signals to the waveform display, and using breakpoints, stepping, and reset to control simulation execution.
Day1 02.Introduction
This document provides a brief history of digital logic and programmable logic devices from the 1960s to present. It discusses the evolution of logic families from TTL to CMOS and the development of early programmable logic devices by companies like Altera and Xilinx. It also summarizes binary number systems, Boolean algebra, and logic design concepts like addition, subtraction, and two's complement representation. The rising costs of digital design are noted as well as how logic problems can be solved using programmable logic devices.
Free Lunch Talk Ron Nov 08
This document summarizes the history and development of Taipei 101, formerly the tallest building in the world. It provides key dates from 1997 when an agreement was signed with the Taipei city government through 2004 when it opened to the public and began its New Year's Eve fireworks shows. It also lists the architectural firm, main contractor, and management company involved in the project. Finally, it discusses mindsets and considerations for running a successful project.
More from Ron Liu (15)
Day3 順序控制的組合邏輯實現
- 1. DAY3 順序控制 組合邏輯實現
- 2. 順序控制 : NOT 接點 NO : ??? 1: 燈 動作 1: NC A 動作
- 3. 順序控制 : ＡＮＤ
- 4. 順序控制：ＯＲ
- 5. 順序控制：ＮＡＮＤ
- 7. Decoder assign D0 = !A1 && ! A0; assign D1 = !A1 && A0; assign D2 = A1 && !A0; assign D3 = A1 && A0;
- 8. Multiplexer If (A) D = I0 else D = I1 Assign D = A ? I0: I1
- 9. Demultiplexer assign D0 = I && !A; assign D1 = I && A;
- 10. Verilog HDL
- 11. assign , always
- 12. Case, if
- 13. Case default