This document presents a new multi-level inverter topology that aims to reduce the number of switches needed. It contains an abstract, introduction, literature review, objectives, problem formulation, solution methodologies, description of a multi-level inverter, results and conclusions, future scope, and references sections. The project was submitted by four students under the guidance of three advisors and analyzes a new type of multi-level inverter circuit with fewer switches.