VLSI Projects for M. Tech, VLSI Projects in Vijayanagar, VLSI Projects in Bangalore, M. Tech Projects in Vijayanagar, M. Tech Projects in Bangalore, VLSI IEEE projects in Bangalore, IEEE 2015 VLSI Projects, FPGA and Xilinx Projects, FPGA and Xilinx Projects in Bangalore, FPGA and Xilinx Projects in Vijayangar
DC MACHINE-Motoring and generation, Armature circuit equation
Reliable and error detection architectures of pomaranch for false alarm-sensitive cryptographic applications
1. Logic Mind Technologies
Vijayangar (Near Maruthi Medicals), Bangalore-40
Ph: 8123668124 // 8123668066
Reliable and Error Detection Architectures
of Pomaranch for False-Alarm-Sensitive
Cryptographic Applications
Abstract—Efficient cryptographic architectures are used extensively in sensitive
smart infrastructures. Among these architectures are those based on stream ciphers
for protection against eavesdropping, especially when these smart and sensitive
applications provide life-saving or vital mechanisms. Nevertheless, natural defects
call for protection through design for fault detection and reliability. In this paper,
we present implications of fault detection cryptographic architectures (Pomaranch
in the hardware profile of European Network of Excellence for Cryptology) for
smart infrastructures. In addition, we present low-power architectures for its nine-
to-seven uneven substitution box [tower field architectures in GF(33)]. Through
error simulations, we assess resiliency against false-alarms which might not be
tolerated in sensitive intelligent infrastructures as one of our contributions.We
further benchmark the feasibility of the proposed approaches through application-
specific integrated circuit realizations. Based on the reliability objectives, the
proposed architectures are a step-forward toward reaching the desired objective
metrics suitable for intelligent, emerging, and sensitive applications.
2. SOFTWARE REQUIREMENT:
ModelSim6.4c.
Xilinx 9.1/13.2.
HARDWARE REQUIREMENT:
FPGA Spartan 3.
PROJECT FLOW:
First Review:
Literature Survey
Paper Explanation
Design of Project
Project Enhancement explanation
Second Review:
Implementing 40% of Base Paper
Third Review
Implementing Remaining 60% of Base Paper with Future Enhancement (Modification)
For More Details please contact
Logic Mind Technologies
Vijayangar (NearMaruthi Medicals), Bangalore-40
Ph: 8123668124 // 8123668066
Mail: logicmindtech@gmail.com
![Logic Mind Technologies
Vijayangar (Near Maruthi Medicals), Bangalore-40
Ph: 8123668124 // 8123668066
Reliable and Error Detection Architectures
of Pomaranch for False-Alarm-Sensitive
Cryptographic Applications
Abstract—Efficient cryptographic architectures are used extensively in sensitive
smart infrastructures. Among these architectures are those based on stream ciphers
for protection against eavesdropping, especially when these smart and sensitive
applications provide life-saving or vital mechanisms. Nevertheless, natural defects
call for protection through design for fault detection and reliability. In this paper,
we present implications of fault detection cryptographic architectures (Pomaranch
in the hardware profile of European Network of Excellence for Cryptology) for
smart infrastructures. In addition, we present low-power architectures for its nine-
to-seven uneven substitution box [tower field architectures in GF(33)]. Through
error simulations, we assess resiliency against false-alarms which might not be
tolerated in sensitive intelligent infrastructures as one of our contributions.We
further benchmark the feasibility of the proposed approaches through application-
specific integrated circuit realizations. Based on the reliability objectives, the
proposed architectures are a step-forward toward reaching the desired objective
metrics suitable for intelligent, emerging, and sensitive applications.](https://image.slidesharecdn.com/reliableanderrordetectionarchitecturesofpomaranchforfalse-alarm-sensitivecryptographicapplications-151215053102/85/Reliable-and-error-detection-architectures-of-pomaranch-for-false-alarm-sensitive-cryptographic-applications-1-320.jpg)
