this file consist of chapter 1 contents from EC 7th sem CCN subject. only slides r present here. voice + slides coming soon

1. Mr. Kunjan D Shinde
Assistant Professor
Department of Electronics and Communication Engineering
PESITM Shivamogga.

2. 2
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Data Link Control
Framing
Fixed Size framing
Variable size framing
Flow and Error Control
Protocols
Noiseless Channel and Noisy Channel
Simplest stop and wait ARQ
Stop and Wait Go back N ARQ (sliding window, )
Selective Repeat ARQ
HDLC
Modes of operation
HDLC frames

3. 3
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
A frame in a character-oriented protocol

4. 4
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Byte stuffing and unstuffing

5. 6
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
A frame in a bit-oriented protocol

6. 8
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Bit stuffing and unstuffing

7. 9
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
The most important responsibilities of the data link layer are flow control and
error control. Collectively, these functions are known as data link control.
Flow Control
Flow control refers to a set of procedures used to restrict the amount of data
that the sender can send before waiting for acknowledgment.

8. 10
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

9. 12
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Simplest Protocol

10. 13
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender site Algorithm for Simplest Protocol

11. 14
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
receiver site Algorithm for Simplest Protocol

12. 15
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Flow diagram for Simplest Protocol

13. 16
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Stop-and-Wait Protocol

14. 17
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender site Algorithm for Stop-and-Wait Protocol

15. 18
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Receiver site Algorithm for Stop-and-Wait Protocol

16. 19
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Flow diagram for Stop-and-Wait Protocol

17. 20
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Although the Stop-and-Wait Protocol gives us an idea of how to add flow
control, noiseless channels are nonexistent. We discuss three protocols in this
section that use error control.
In a Data Link Layer, at any time if a error is detected , then that specific frame
is retransmitted this process is call Automatic Repeat Request (ARQ)
The following are the protocols used in Noisy Channel
Stop-and-Wait Automatic Repeat Request
Go-Back-N Automatic Repeat Request
Selective Repeat Automatic Repeat Request

18. 22
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Stop-and-Wait ARQ Protocol

19. 23
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Stop-and-Wait ARQ

20. 24
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Stop-and-Wait ARQ

21. 25
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Receiver-site algorithm for Stop-and-Wait ARQ Protocol

22. 26
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Flow diagram Stop-and-Wait ARQ Protocol

23. 28
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Go back N ARQ Protocol

24. 29
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Go back N ARQ

25. 32
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Receiver-site algorithm for Go back N ARQ

26. 34
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

27. 36
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Go back N ARQ

28. 37
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Go back N ARQ

29. 38
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Receiver-site algorithm for Go back N ARQ

30. 39
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Flow Diagram for Go back N Protocol

31. 40
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

32. 41
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Stop-and-Wait ARQ is a special case of Go-
Back-N ARQ in which the size of the send
window is 1.

33. 42
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Window format for Selective Repeat ARQ

34. 43
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Window format for Selective Repeat ARQ

35. 44
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Design for Selective Repeat ARQ

36. 45
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
In Selective Repeat ARQ, the size of the sender and receiver window
must be at most one-half of 2m.
Sender-site algorithm for Selective Repeat ARQ

37. 46
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Selective Repeat ARQ

38. 47
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Sender-site algorithm for Selective Repeat ARQ

39. 48
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Receiver-site algorithm for Selective Repeat ARQ

40. 49
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

41. 50
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

42. 51
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
Design of piggybacking in Go-Back-N ARQ

43. 52
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.
High-level Data Link Control (HDLC) is a bit-oriented
protocol for communication over point-to-point and
multipoint links.

44. 53
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

45. 54
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

46. 55
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

47. 56
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

48. 57
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.

49. 58
Mr. Kunjan D. Shinde, Asst. Professor, Dept. of
E&CE, PESITM Shivamogga.