SlideShare a Scribd company logo
1 of 13
ECB2212-Digital Electronics
K-Map
Ms.K.Indra Gandhi
Asst Prof (Sr.Gr) /ECE
Karnaugh Maps (K-Maps)
• A visual way to simplify logic expressions
• It gives the most simplified form of the expression
Rules to obtain the most simplified expression
•Simplification of logic expression using Boolean algebra is awkward
because:
– it lacks specific rules to predict the most suitable next step in the simplification
process
– it is difficult to determine whether the simplest form has been achieved.
•A Karnaugh map is a graphical method used to obtained the most
simplified form of an expression in a standard form (Sum-of-Products or
Product-of-Sums).
•The simplest form of an expression is the one that has the minimum
number of terms with the least number of literals (variables) in each term.
•By simplifying an expression to the one that uses the minimum number of
terms, we ensure that the function will be implemented with the minimum
number of gates.
•By simplifying an expression to the one that uses the least number of
literals for each terms, we ensure that the function will be implemented
with gates that have the minimum number of inputs.
Three-Variable K-Maps
 
 C
B
(0,4)
f  
 B
A
(4,5)
f  
 B
(0,1,4,5)
f  
 A
(0,1,2,3)
f
BC
00
0
01
1
11 10
A
1 0 0 0
1 0 0 0
BC
00
0
01
1
11 10
A
0 0 0 0
1 1 0 0
BC
00
0
01
1
11 10
A
1 1 1 1
0 0 0 0
BC
00
0
01
1
11 10
A
1 1 0 0
1 1 0 0
 
 C
A
(0,4)
f  
 C
A
(4,6)
f  
 C
A
(0,2)
f  
 C
(0,2,4,6)
f
BC
00
0
01
1
11 10
A
0 1 1 0
0 0 0 0
BC
00
0
01
1
11 10
A
0 0 0 0
1 0 0 1
BC
00
0
01
1
11 10
A
1 0 0 1
1 0 0 1
BC
00
0
01
1
11 10
A
1 0 0 1
0 0 0 0
Three-Variable K-Map Examples
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
BC
00
0
01
1
11 10
A
1
1 1 1
1
1
1 1
1 1 1
1 1
1
1
1 1
1 1
1 1
1
Four-Variable K-Maps
 


 D
C
B
(0,8)
f  


 D
C
B
(5,13)
f  


 D
B
A
(13,15)
f  


 D
B
A
(4,6)
f
 

 C
A
(2,3,6,7)
f  

 D
B
)
(4,6,12,14
f  

 C
B
)
(2,3,10,11
f  

 D
B
(0,2,8,10)
f
CD
00
00
01
01
11
11
10
10
AB
1 0 0 0
0 0 0 0
0 0 0 0
1 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
0 1 0 0
0 1 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
0 0 0 0
0 1 1 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 0 0 1
0 0 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 1 1
0 0 1 1
0 0 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 0 0 1
1 0 0 1
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 1 1
0 0 0 0
0 0 0 0
0 0 1 1
CD
00
00
01
01
11
11
10
10
AB
1 0 0 1
0 0 0 0
0 0 0 0
1 0 0 1
Four-Variable K-Maps
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 1 1 1
0 0 0 0
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
0 0 1 0
0 0 1 0
0 0 1 0
0 0 1 0
CD
00
00
01
01
11
11
10
10
AB
1 0 1 0
0 1 0 1
1 0 1 0
0 1 0 1
CD
00
00
01
01
11
11
10
10
AB
0 1 0 1
1 0 1 0
0 1 0 1
1 0 1 0
CD
00
00
01
01
11
11
10
10
AB
0 1 1 0
0 1 1 0
0 1 1 0
0 1 1 0
CD
00
00
01
01
11
11
10
10
AB
1 0 0 1
1 0 0 1
1 0 0 1
1 0 0 1
CD
00
00
01
01
11
11
10
10
AB
0 0 0 0
1 1 1 1
1 1 1 1
0 0 0 0
CD
00
00
01
01
11
11
10
10
AB
1 1 1 1
0 0 0 0
0 0 0 0
1 1 1 1
f (4,5,6,7) A B
  
 f (3,7,11,15) C D
  

f (0,3,5,6,9,10,12,15)
  f (1,2,4,7,8,11,13,14)
 
f A B C D
    f A B C D
   
f (1,3,5,7,9,11,13,15)
  f (0,2,4,6,8,10,12,14)
  f (4,5,6,7,12,13,14,15)
  f (0,1,2,3,8,9,10,11)
 
f D
 f D
 f B
 f B

Four-Variable K-Maps Examples
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
1
1
1
1
1
1
1
1
1
1
1
1 1 1
1
1 1 1
1
1
1
1
1
1
1
1 1 1 1
1 1
1 1
1
1
Four-Variable K-Maps Examples
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
Four-Variable K-Maps Examples
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
CD
00
00
01
01
11
11
10
10
AB
Design of combinational digital circuits
• Steps to design a combinational digital circuit:
– From the problem statement derive the truth table
– From the truth table derive the unsimplified logic expression
– Simplify the logic expression
– From the simplified expression draw the logic circuit
• Example: Design a 3-input (A,B,C) digital circuit that will give at its output (X) a logic
1 only if the binary number formed at the input has more ones than zeros.
BC
AB
AC
X +
+

A B C
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
X
0
0
0
1
0
1
1
1
Inputs Output
0
1
2
3
4
5
6
7
BC
00
0
01
1
11 10
A
0 0 1 0
0 1 1 1
A B C
X

 7)
6,
5,
(3,
X
Design of combinational digital circuits (Cont.)
• Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a
logic 1 only if the binary number formed at the input is between 2 and 9 (including).
C
B
A
B
A
C
A
X +
+

A B C
X

 ,7,8,9)
(2,3,4,5,6
X
A B C
0
0
0
0
0
1
X
0
0
Inputs Output
0
1
D
0
0
0 0 0 1
2 1
0 0 1 1
3 1
0 1 0 1
4 0
0 1 1 1
5 0
0 1 0 1
6 1
0 1 1 1
7 1
1 0 0 1
8 0
1 0 1 1
9 0
1 0 0 0
10 1
1 0 1 0
11 1
1 1 0 0
12 0
1 1 1 0
13 0
1 1 0 0
14 1
1 1 1 0
15 1 D
CD
00
00
01
01
11
11
10
10
AB
0 0 1 1
1 1 1 1
0 0 0 0
1 1 0 0
X
Same
Design of combinational digital circuits (Example)
• Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a
logic 1 only if there more ones than zeros in the binary number formed at the input.
A B C
A B C
0
0
0
0
0
1
Inputs
0
1
D
0
0
0 0 0
2 1
0 0 1
3 1
0 1 0
4 0
0 1 1
5 0
0 1 0
6 1
0 1 1
7 1
1 0 0
8 0
1 0 1
9 0
1 0 0
10 1
1 0 1
11 1
1 1 0
12 0
1 1 1
13 0
1 1 0
14 1
1 1 1
15 1 D
CD
00
00
01
01
11
11
10
10
AB
X X
Output
X =
X =

More Related Content

Similar to Kmaps.ppt

Module 2 logic gates
Module 2  logic gatesModule 2  logic gates
Module 2 logic gatesDeepak John
 
CXC MATHEMATICS MULTIPLE CHOICE
CXC MATHEMATICS MULTIPLE CHOICECXC MATHEMATICS MULTIPLE CHOICE
CXC MATHEMATICS MULTIPLE CHOICEMadanaDookieram
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxssuser6feece1
 
hex to 7 seg display
 hex to 7 seg display hex to 7 seg display
hex to 7 seg displayUnsa Shakir
 
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdfDamotTesfaye
 
Design Principle and Realization of Cubic Uniform B-Spline Generator
Design Principle and Realization of Cubic Uniform B-Spline GeneratorDesign Principle and Realization of Cubic Uniform B-Spline Generator
Design Principle and Realization of Cubic Uniform B-Spline Generatortheijes
 
Mini project title prime number generator
Mini project title prime number generatorMini project title prime number generator
Mini project title prime number generatorMd. Asad Chowdhury Dipu
 
Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)ali9753
 
[Question Paper] Computer Graphics (Old Course) [June / 2014]
[Question Paper] Computer Graphics (Old Course) [June / 2014][Question Paper] Computer Graphics (Old Course) [June / 2014]
[Question Paper] Computer Graphics (Old Course) [June / 2014]Mumbai B.Sc.IT Study
 
11-PLDs.pdf
11-PLDs.pdf11-PLDs.pdf
11-PLDs.pdfKoayFT
 
[Question Paper] Computer Graphics (Revised Course) [June / 2016]
[Question Paper] Computer Graphics (Revised Course) [June / 2016][Question Paper] Computer Graphics (Revised Course) [June / 2016]
[Question Paper] Computer Graphics (Revised Course) [June / 2016]Mumbai B.Sc.IT Study
 
Electrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicasElectrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicasSANTIAGO PABLO ALBERTO
 

Similar to Kmaps.ppt (20)

Module 2 logic gates
Module 2  logic gatesModule 2  logic gates
Module 2 logic gates
 
CXC MATHEMATICS MULTIPLE CHOICE
CXC MATHEMATICS MULTIPLE CHOICECXC MATHEMATICS MULTIPLE CHOICE
CXC MATHEMATICS MULTIPLE CHOICE
 
Digital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptxDigital-Logic40124sequential circuits logic gatepptx
Digital-Logic40124sequential circuits logic gatepptx
 
Ai4 heuristic2
Ai4 heuristic2Ai4 heuristic2
Ai4 heuristic2
 
170510_jsdb_Nakagawa
170510_jsdb_Nakagawa170510_jsdb_Nakagawa
170510_jsdb_Nakagawa
 
hex to 7 seg display
 hex to 7 seg display hex to 7 seg display
hex to 7 seg display
 
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
4,encoder & decoder MUX and DEMUX EEng - Copy.pdf
 
Design Principle and Realization of Cubic Uniform B-Spline Generator
Design Principle and Realization of Cubic Uniform B-Spline GeneratorDesign Principle and Realization of Cubic Uniform B-Spline Generator
Design Principle and Realization of Cubic Uniform B-Spline Generator
 
Mini project title prime number generator
Mini project title prime number generatorMini project title prime number generator
Mini project title prime number generator
 
Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)Combinational circuit (7-Segment display)
Combinational circuit (7-Segment display)
 
Digital Notes
Digital NotesDigital Notes
Digital Notes
 
[Question Paper] Computer Graphics (Old Course) [June / 2014]
[Question Paper] Computer Graphics (Old Course) [June / 2014][Question Paper] Computer Graphics (Old Course) [June / 2014]
[Question Paper] Computer Graphics (Old Course) [June / 2014]
 
11-PLDs.pdf
11-PLDs.pdf11-PLDs.pdf
11-PLDs.pdf
 
[Question Paper] Computer Graphics (Revised Course) [June / 2016]
[Question Paper] Computer Graphics (Revised Course) [June / 2016][Question Paper] Computer Graphics (Revised Course) [June / 2016]
[Question Paper] Computer Graphics (Revised Course) [June / 2016]
 
3,EEng k-map.pdf
3,EEng k-map.pdf3,EEng k-map.pdf
3,EEng k-map.pdf
 
OptiCal & LUMOS Networks
OptiCal & LUMOS NetworksOptiCal & LUMOS Networks
OptiCal & LUMOS Networks
 
Electrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicasElectrónica digital: Display de 7 segmentos con compuertas lógicas
Electrónica digital: Display de 7 segmentos con compuertas lógicas
 
3rd Semester CS and IS (2013-June) Question Papers
3rd  Semester CS and IS  (2013-June) Question Papers 3rd  Semester CS and IS  (2013-June) Question Papers
3rd Semester CS and IS (2013-June) Question Papers
 
2013-June: 3rd Semester CSE / ISE Question Papers
2013-June: 3rd  Semester CSE / ISE Question Papers2013-June: 3rd  Semester CSE / ISE Question Papers
2013-June: 3rd Semester CSE / ISE Question Papers
 
LalitBDA2015V3
LalitBDA2015V3LalitBDA2015V3
LalitBDA2015V3
 

Recently uploaded

如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书
如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书
如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书SD DS
 
如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书
如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书
如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书FS LS
 
如何办理美国波士顿大学(BU)毕业证学位证书
如何办理美国波士顿大学(BU)毕业证学位证书如何办理美国波士顿大学(BU)毕业证学位证书
如何办理美国波士顿大学(BU)毕业证学位证书Fir L
 
POLICE ACT, 1861 the details about police system.pptx
POLICE ACT, 1861 the details about police system.pptxPOLICE ACT, 1861 the details about police system.pptx
POLICE ACT, 1861 the details about police system.pptxAbhishekchatterjee248859
 
FINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.ppt
FINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.pptFINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.ppt
FINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.pptjudeplata
 
如何办理澳洲南澳大学(UniSA)毕业证学位证书
如何办理澳洲南澳大学(UniSA)毕业证学位证书如何办理澳洲南澳大学(UniSA)毕业证学位证书
如何办理澳洲南澳大学(UniSA)毕业证学位证书Fir L
 
Why Every Business Should Invest in a Social Media Fraud Analyst.pdf
Why Every Business Should Invest in a Social Media Fraud Analyst.pdfWhy Every Business Should Invest in a Social Media Fraud Analyst.pdf
Why Every Business Should Invest in a Social Media Fraud Analyst.pdfMilind Agarwal
 
Special Accounting Areas - Hire purchase agreement
Special Accounting Areas - Hire purchase agreementSpecial Accounting Areas - Hire purchase agreement
Special Accounting Areas - Hire purchase agreementShubhiSharma858417
 
Key Factors That Influence Property Tax Rates
Key Factors That Influence Property Tax RatesKey Factors That Influence Property Tax Rates
Key Factors That Influence Property Tax RatesHome Tax Saver
 
如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书
如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书
如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书SD DS
 
Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...
Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...
Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...Dr. Oliver Massmann
 
定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一
定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一
定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一st Las
 
Trial Tilak t 1897,1909, and 1916 sedition
Trial Tilak t 1897,1909, and 1916 seditionTrial Tilak t 1897,1909, and 1916 sedition
Trial Tilak t 1897,1909, and 1916 seditionNilamPadekar1
 
如何办理纽约州立大学石溪分校毕业证学位证书
 如何办理纽约州立大学石溪分校毕业证学位证书 如何办理纽约州立大学石溪分校毕业证学位证书
如何办理纽约州立大学石溪分校毕业证学位证书Fir sss
 
如何办理提赛德大学毕业证(本硕)Teesside学位证书
如何办理提赛德大学毕业证(本硕)Teesside学位证书如何办理提赛德大学毕业证(本硕)Teesside学位证书
如何办理提赛德大学毕业证(本硕)Teesside学位证书Fir L
 
如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书
如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书
如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书Fs Las
 
如何办理(Rice毕业证书)莱斯大学毕业证学位证书
如何办理(Rice毕业证书)莱斯大学毕业证学位证书如何办理(Rice毕业证书)莱斯大学毕业证学位证书
如何办理(Rice毕业证书)莱斯大学毕业证学位证书SD DS
 
Good Governance Practices for protection of Human Rights (Discuss Transparen...
Good Governance Practices for protection  of Human Rights (Discuss Transparen...Good Governance Practices for protection  of Human Rights (Discuss Transparen...
Good Governance Practices for protection of Human Rights (Discuss Transparen...shubhuc963
 
如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书
如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书
如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书Fir L
 

Recently uploaded (20)

如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书
如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书
如何办理(uOttawa毕业证书)渥太华大学毕业证学位证书
 
如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书
如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书
如何办理密德萨斯大学毕业证(本硕)Middlesex学位证书
 
如何办理美国波士顿大学(BU)毕业证学位证书
如何办理美国波士顿大学(BU)毕业证学位证书如何办理美国波士顿大学(BU)毕业证学位证书
如何办理美国波士顿大学(BU)毕业证学位证书
 
POLICE ACT, 1861 the details about police system.pptx
POLICE ACT, 1861 the details about police system.pptxPOLICE ACT, 1861 the details about police system.pptx
POLICE ACT, 1861 the details about police system.pptx
 
FINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.ppt
FINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.pptFINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.ppt
FINALTRUEENFORCEMENT OF BARANGAY SETTLEMENT.ppt
 
如何办理澳洲南澳大学(UniSA)毕业证学位证书
如何办理澳洲南澳大学(UniSA)毕业证学位证书如何办理澳洲南澳大学(UniSA)毕业证学位证书
如何办理澳洲南澳大学(UniSA)毕业证学位证书
 
Why Every Business Should Invest in a Social Media Fraud Analyst.pdf
Why Every Business Should Invest in a Social Media Fraud Analyst.pdfWhy Every Business Should Invest in a Social Media Fraud Analyst.pdf
Why Every Business Should Invest in a Social Media Fraud Analyst.pdf
 
Special Accounting Areas - Hire purchase agreement
Special Accounting Areas - Hire purchase agreementSpecial Accounting Areas - Hire purchase agreement
Special Accounting Areas - Hire purchase agreement
 
Key Factors That Influence Property Tax Rates
Key Factors That Influence Property Tax RatesKey Factors That Influence Property Tax Rates
Key Factors That Influence Property Tax Rates
 
如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书
如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书
如何办理(CQU毕业证书)中央昆士兰大学毕业证学位证书
 
Russian Call Girls Service Gomti Nagar \ 9548273370 Indian Call Girls Service...
Russian Call Girls Service Gomti Nagar \ 9548273370 Indian Call Girls Service...Russian Call Girls Service Gomti Nagar \ 9548273370 Indian Call Girls Service...
Russian Call Girls Service Gomti Nagar \ 9548273370 Indian Call Girls Service...
 
Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...
Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...
Legal Alert - Vietnam - First draft Decree on mechanisms and policies to enco...
 
定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一
定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一
定制(BU文凭证书)美国波士顿大学毕业证成绩单原版一比一
 
Trial Tilak t 1897,1909, and 1916 sedition
Trial Tilak t 1897,1909, and 1916 seditionTrial Tilak t 1897,1909, and 1916 sedition
Trial Tilak t 1897,1909, and 1916 sedition
 
如何办理纽约州立大学石溪分校毕业证学位证书
 如何办理纽约州立大学石溪分校毕业证学位证书 如何办理纽约州立大学石溪分校毕业证学位证书
如何办理纽约州立大学石溪分校毕业证学位证书
 
如何办理提赛德大学毕业证(本硕)Teesside学位证书
如何办理提赛德大学毕业证(本硕)Teesside学位证书如何办理提赛德大学毕业证(本硕)Teesside学位证书
如何办理提赛德大学毕业证(本硕)Teesside学位证书
 
如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书
如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书
如何办理(SFSta文凭证书)美国旧金山州立大学毕业证学位证书
 
如何办理(Rice毕业证书)莱斯大学毕业证学位证书
如何办理(Rice毕业证书)莱斯大学毕业证学位证书如何办理(Rice毕业证书)莱斯大学毕业证学位证书
如何办理(Rice毕业证书)莱斯大学毕业证学位证书
 
Good Governance Practices for protection of Human Rights (Discuss Transparen...
Good Governance Practices for protection  of Human Rights (Discuss Transparen...Good Governance Practices for protection  of Human Rights (Discuss Transparen...
Good Governance Practices for protection of Human Rights (Discuss Transparen...
 
如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书
如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书
如何办理新加坡南洋理工大学毕业证(本硕)NTU学位证书
 

Kmaps.ppt

  • 2. Karnaugh Maps (K-Maps) • A visual way to simplify logic expressions • It gives the most simplified form of the expression
  • 3. Rules to obtain the most simplified expression •Simplification of logic expression using Boolean algebra is awkward because: – it lacks specific rules to predict the most suitable next step in the simplification process – it is difficult to determine whether the simplest form has been achieved. •A Karnaugh map is a graphical method used to obtained the most simplified form of an expression in a standard form (Sum-of-Products or Product-of-Sums). •The simplest form of an expression is the one that has the minimum number of terms with the least number of literals (variables) in each term. •By simplifying an expression to the one that uses the minimum number of terms, we ensure that the function will be implemented with the minimum number of gates. •By simplifying an expression to the one that uses the least number of literals for each terms, we ensure that the function will be implemented with gates that have the minimum number of inputs.
  • 4. Three-Variable K-Maps    C B (0,4) f    B A (4,5) f    B (0,1,4,5) f    A (0,1,2,3) f BC 00 0 01 1 11 10 A 1 0 0 0 1 0 0 0 BC 00 0 01 1 11 10 A 0 0 0 0 1 1 0 0 BC 00 0 01 1 11 10 A 1 1 1 1 0 0 0 0 BC 00 0 01 1 11 10 A 1 1 0 0 1 1 0 0    C A (0,4) f    C A (4,6) f    C A (0,2) f    C (0,2,4,6) f BC 00 0 01 1 11 10 A 0 1 1 0 0 0 0 0 BC 00 0 01 1 11 10 A 0 0 0 0 1 0 0 1 BC 00 0 01 1 11 10 A 1 0 0 1 1 0 0 1 BC 00 0 01 1 11 10 A 1 0 0 1 0 0 0 0
  • 5. Three-Variable K-Map Examples BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A BC 00 0 01 1 11 10 A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
  • 6. Four-Variable K-Maps      D C B (0,8) f      D C B (5,13) f      D B A (13,15) f      D B A (4,6) f     C A (2,3,6,7) f     D B ) (4,6,12,14 f     C B ) (2,3,10,11 f     D B (0,2,8,10) f CD 00 00 01 01 11 11 10 10 AB 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 0 1 0 0 0 1 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 1 1 0 0 1 1 0 0 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 0 0 1 1 0 0 1 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 1 1 0 0 0 0 0 0 0 0 0 0 1 1 CD 00 00 01 01 11 11 10 10 AB 1 0 0 1 0 0 0 0 0 0 0 0 1 0 0 1
  • 7. Four-Variable K-Maps CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 CD 00 00 01 01 11 11 10 10 AB 1 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 CD 00 00 01 01 11 11 10 10 AB 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0 CD 00 00 01 01 11 11 10 10 AB 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 CD 00 00 01 01 11 11 10 10 AB 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 CD 00 00 01 01 11 11 10 10 AB 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 CD 00 00 01 01 11 11 10 10 AB 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 f (4,5,6,7) A B     f (3,7,11,15) C D     f (0,3,5,6,9,10,12,15)   f (1,2,4,7,8,11,13,14)   f A B C D     f A B C D     f (1,3,5,7,9,11,13,15)   f (0,2,4,6,8,10,12,14)   f (4,5,6,7,12,13,14,15)   f (0,1,2,3,8,9,10,11)   f D  f D  f B  f B 
  • 11. Design of combinational digital circuits • Steps to design a combinational digital circuit: – From the problem statement derive the truth table – From the truth table derive the unsimplified logic expression – Simplify the logic expression – From the simplified expression draw the logic circuit • Example: Design a 3-input (A,B,C) digital circuit that will give at its output (X) a logic 1 only if the binary number formed at the input has more ones than zeros. BC AB AC X + +  A B C 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 X 0 0 0 1 0 1 1 1 Inputs Output 0 1 2 3 4 5 6 7 BC 00 0 01 1 11 10 A 0 0 1 0 0 1 1 1 A B C X   7) 6, 5, (3, X
  • 12. Design of combinational digital circuits (Cont.) • Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a logic 1 only if the binary number formed at the input is between 2 and 9 (including). C B A B A C A X + +  A B C X   ,7,8,9) (2,3,4,5,6 X A B C 0 0 0 0 0 1 X 0 0 Inputs Output 0 1 D 0 0 0 0 0 1 2 1 0 0 1 1 3 1 0 1 0 1 4 0 0 1 1 1 5 0 0 1 0 1 6 1 0 1 1 1 7 1 1 0 0 1 8 0 1 0 1 1 9 0 1 0 0 0 10 1 1 0 1 0 11 1 1 1 0 0 12 0 1 1 1 0 13 0 1 1 0 0 14 1 1 1 1 0 15 1 D CD 00 00 01 01 11 11 10 10 AB 0 0 1 1 1 1 1 1 0 0 0 0 1 1 0 0 X Same
  • 13. Design of combinational digital circuits (Example) • Example: Design a 4-input (A,B,C,D) digital circuit that will give at its output (X) a logic 1 only if there more ones than zeros in the binary number formed at the input. A B C A B C 0 0 0 0 0 1 Inputs 0 1 D 0 0 0 0 0 2 1 0 0 1 3 1 0 1 0 4 0 0 1 1 5 0 0 1 0 6 1 0 1 1 7 1 1 0 0 8 0 1 0 1 9 0 1 0 0 10 1 1 0 1 11 1 1 1 0 12 0 1 1 1 13 0 1 1 0 14 1 1 1 1 15 1 D CD 00 00 01 01 11 11 10 10 AB X X Output X = X =