SlideShare a Scribd company logo
1 of 14
© 2013 VARIAN MEDICAL SYSTEMS. ALL RIGHTS RESERVED.
PLEXIGLAS PROJECT
Rohit L. Gawali
MS Electrical and Computer Engg.
University of Utah
08/05/2015
2
• Legos FCT glass testing is an improvement for the
testing systems.
• Varian will receive a greater proportion of defect-free
glass from vendors.
• Improved panel quality.
• Reduced scrap.
• Lower cost per panel.
Project Background
3
Legos Full Contact Tester
4
• To be able to test the tester board electronics without
the glass sample being there.
• This will help in reducing the lead time on testing the
glass.
• To understand the different noise components on the
tester circuit and try and reduce it down
• In turn try to increase the quality of the image.
Problem Definition
5
6
• Phase 1:
• Firstly be able to write a user specified value to the
DAC on the ADI board.
• Phase 2:
• Control the data sent to the each of the column.
• Phase 3:
• Send specific data to each pixel by reading in the
necessary signals that produce the image.
Phases of the project
7
Current Project Setup
8
Results
Offset DAC Value Average of Pixels Standard Deviation Gain
0x1000 0x0000 5.313 20.407 0
0x1000 0x1000 296 165 0
0x1000 0x2000 1117 165 0
0x1000 0x3000 2290 157 0
0x1000 0x4000 3892 118 0
0x1000 0x5000 5750 53 0
0x1000 0x6000 7503 11 0
0x1000 0x7000 9246 25 0
0x1000 0x8000 11009 69 0
0x1000 0x9000 12886 136 0
0x1000 0xA000 14347 159 0
0x1000 0xB000 15412 165 0
0x1000 0xC000 16237 164 0
0x1000 0xD000 16383 0 0
0x1000 0xE000 16383 0 0
0x1000 0xF000 16383 0 0
9
Offset DAC Value Average of Pixels Standard Deviation Gain
0x3000 0x0000 512 6 0
0x3000 0x1000 2262 4 0
0x3000 0x2000 4011 3 0
0x3000 0x3000 5759 3 0
0x3000 0x4000 7505 2 0
0x3000 0x5000 9250 3 0
0x3000 0x6000 10989 3 0
0x3000 0x7000 12746 4 0
0x3000 0x8000 14495 6 0
0x3000 0x9000 16246 11 0
0x3000 0xA000 16383 0 0
0x3000 0xB000 16383 0 0
0x3000 0xC000 16383 0 0
0x3000 0xD000 16383 0 0
0x3000 0xE000 16383 0 0
0x3000 0xF000 16383 0 0
Results
10
• Vivado being a new software, I started building the
design form scratch without using the reference design.
• designed the schematic and the layout for the final
testing board specific to the P1AS tester board.
• That board would be interfaced with the Kintex705
board and the P1AS tester to test the electronics on the
tester circuit.
My Contribution to the project
11
• The new tester board will be read in all the signals
required to control the Gate Driver and the Readout
board.
• With the use of a CPLD, the signals will be level shifted
from 5V to 2.5V and also converted into differential
signals.
• To reduce the noise on the overall circuit, the signals
are converted into differential signals.
Board Design
12
Learned new software's:
• Vivado, SDK by Xilinx.
• PADS Layout by Mentor Graphics.
• Basics of FPGA.
• Basics of CPLD.
• Basic working of the Flat Panels.
Other skills acquired
• Working and coordinating with a team.
• In case of doubts always ask.
• Think it through before trying something new.
Skills learned
13
Questions???
Thank you for the opportunity
14

More Related Content

Viewers also liked (10)

Codes & Conventions
Codes & ConventionsCodes & Conventions
Codes & Conventions
 
aleem c v
aleem c valeem c v
aleem c v
 
Características estáticas de los instrumentos de medición1
Características estáticas de los instrumentos de medición1Características estáticas de los instrumentos de medición1
Características estáticas de los instrumentos de medición1
 
презентация прошла война, прошла беда
презентация прошла война, прошла бедапрезентация прошла война, прошла беда
презентация прошла война, прошла беда
 
Presentation 2015 Intro
Presentation 2015 IntroPresentation 2015 Intro
Presentation 2015 Intro
 
History of short films
History of short filmsHistory of short films
History of short films
 
Articles
ArticlesArticles
Articles
 
Audience Theory and Research
Audience Theory and ResearchAudience Theory and Research
Audience Theory and Research
 
Media Planet - Women In Finance
Media Planet - Women In FinanceMedia Planet - Women In Finance
Media Planet - Women In Finance
 
Evaluation
EvaluationEvaluation
Evaluation
 

Similar to Rohit L. Gawali- Plexiglas Project

Zeal Electromech Profile with Machine Details (1).pptx
Zeal Electromech Profile with Machine Details (1).pptxZeal Electromech Profile with Machine Details (1).pptx
Zeal Electromech Profile with Machine Details (1).pptx
AkshayThoke3
 

Similar to Rohit L. Gawali- Plexiglas Project (20)

Arizona State University Test Lecture
Arizona State University Test LectureArizona State University Test Lecture
Arizona State University Test Lecture
 
eInfochips Semiconductor Services
eInfochips Semiconductor ServiceseInfochips Semiconductor Services
eInfochips Semiconductor Services
 
Automotive Days 2015 by InterLatin &
Automotive Days 2015 by InterLatin & Automotive Days 2015 by InterLatin &
Automotive Days 2015 by InterLatin &
 
UGM 2015: X1149 workshop
UGM 2015: X1149 workshopUGM 2015: X1149 workshop
UGM 2015: X1149 workshop
 
Poster_group22
Poster_group22Poster_group22
Poster_group22
 
IllinoisScan_seminar.ppt
IllinoisScan_seminar.pptIllinoisScan_seminar.ppt
IllinoisScan_seminar.ppt
 
3 test economic_test_equipments_yield
3 test economic_test_equipments_yield3 test economic_test_equipments_yield
3 test economic_test_equipments_yield
 
Module5 Testing and Verification.pdf
Module5 Testing and Verification.pdfModule5 Testing and Verification.pdf
Module5 Testing and Verification.pdf
 
Ladder for mixed signal test engineers
Ladder for mixed signal test engineersLadder for mixed signal test engineers
Ladder for mixed signal test engineers
 
lect18.pdf
lect18.pdflect18.pdf
lect18.pdf
 
Epe 2018 03
Epe 2018   03Epe 2018   03
Epe 2018 03
 
Intro to IO-Link
Intro to IO-LinkIntro to IO-Link
Intro to IO-Link
 
Zeal Electromech Profile with Machine Details (1).pptx
Zeal Electromech Profile with Machine Details (1).pptxZeal Electromech Profile with Machine Details (1).pptx
Zeal Electromech Profile with Machine Details (1).pptx
 
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
Deterministic Test Pattern Generation ( D-Algorithm of ATPG) (Testing of VLSI...
 
Simulation-Iss4
Simulation-Iss4Simulation-Iss4
Simulation-Iss4
 
Architecture design of a virtual embedded system ppt
Architecture design of a virtual embedded system pptArchitecture design of a virtual embedded system ppt
Architecture design of a virtual embedded system ppt
 
6TL NIdays 2010
6TL NIdays 2010 6TL NIdays 2010
6TL NIdays 2010
 
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
Ideal 3D Stacked Die Test - IEEE Semiconductor Wafer Test Workshop SWTW 2013
 
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptxDIGITAL IC TESTER USING UNIVERSAL GATES.pptx
DIGITAL IC TESTER USING UNIVERSAL GATES.pptx
 
Realise the Value in modern Data Center Infrastructure
Realise the Value in modern Data Center InfrastructureRealise the Value in modern Data Center Infrastructure
Realise the Value in modern Data Center Infrastructure
 

Rohit L. Gawali- Plexiglas Project

  • 1. © 2013 VARIAN MEDICAL SYSTEMS. ALL RIGHTS RESERVED. PLEXIGLAS PROJECT Rohit L. Gawali MS Electrical and Computer Engg. University of Utah 08/05/2015
  • 2. 2 • Legos FCT glass testing is an improvement for the testing systems. • Varian will receive a greater proportion of defect-free glass from vendors. • Improved panel quality. • Reduced scrap. • Lower cost per panel. Project Background
  • 4. 4 • To be able to test the tester board electronics without the glass sample being there. • This will help in reducing the lead time on testing the glass. • To understand the different noise components on the tester circuit and try and reduce it down • In turn try to increase the quality of the image. Problem Definition
  • 5. 5
  • 6. 6 • Phase 1: • Firstly be able to write a user specified value to the DAC on the ADI board. • Phase 2: • Control the data sent to the each of the column. • Phase 3: • Send specific data to each pixel by reading in the necessary signals that produce the image. Phases of the project
  • 8. 8 Results Offset DAC Value Average of Pixels Standard Deviation Gain 0x1000 0x0000 5.313 20.407 0 0x1000 0x1000 296 165 0 0x1000 0x2000 1117 165 0 0x1000 0x3000 2290 157 0 0x1000 0x4000 3892 118 0 0x1000 0x5000 5750 53 0 0x1000 0x6000 7503 11 0 0x1000 0x7000 9246 25 0 0x1000 0x8000 11009 69 0 0x1000 0x9000 12886 136 0 0x1000 0xA000 14347 159 0 0x1000 0xB000 15412 165 0 0x1000 0xC000 16237 164 0 0x1000 0xD000 16383 0 0 0x1000 0xE000 16383 0 0 0x1000 0xF000 16383 0 0
  • 9. 9 Offset DAC Value Average of Pixels Standard Deviation Gain 0x3000 0x0000 512 6 0 0x3000 0x1000 2262 4 0 0x3000 0x2000 4011 3 0 0x3000 0x3000 5759 3 0 0x3000 0x4000 7505 2 0 0x3000 0x5000 9250 3 0 0x3000 0x6000 10989 3 0 0x3000 0x7000 12746 4 0 0x3000 0x8000 14495 6 0 0x3000 0x9000 16246 11 0 0x3000 0xA000 16383 0 0 0x3000 0xB000 16383 0 0 0x3000 0xC000 16383 0 0 0x3000 0xD000 16383 0 0 0x3000 0xE000 16383 0 0 0x3000 0xF000 16383 0 0 Results
  • 10. 10 • Vivado being a new software, I started building the design form scratch without using the reference design. • designed the schematic and the layout for the final testing board specific to the P1AS tester board. • That board would be interfaced with the Kintex705 board and the P1AS tester to test the electronics on the tester circuit. My Contribution to the project
  • 11. 11 • The new tester board will be read in all the signals required to control the Gate Driver and the Readout board. • With the use of a CPLD, the signals will be level shifted from 5V to 2.5V and also converted into differential signals. • To reduce the noise on the overall circuit, the signals are converted into differential signals. Board Design
  • 12. 12 Learned new software's: • Vivado, SDK by Xilinx. • PADS Layout by Mentor Graphics. • Basics of FPGA. • Basics of CPLD. • Basic working of the Flat Panels. Other skills acquired • Working and coordinating with a team. • In case of doubts always ask. • Think it through before trying something new. Skills learned
  • 13. 13 Questions??? Thank you for the opportunity
  • 14. 14