The document discusses the formalization of data-aware dynamic systems, which integrates data and process models to support reasoning across their interactions. It outlines challenges in verifying these systems, including undecidability issues and conditions for run and state boundedness. The paper also presents techniques for verification and synthesis throughout the system lifecycle, including the use of temporal logics.