SlideShare a Scribd company logo

EE_4311_VLSI_FINAL_PROJECT

•Download as DOCX, PDF•
•
S
Syed Salik Hafeez
1 of 7
12/17/2015 EE 4311 DESIGN OF VLSI TERM PROJECT Syed Salik Hafeez UNIVERSITY OF MINNESOTA DULUTH Shaiful Islam Swapan
Carry Lookahead adder A carry-lookaheadadder (CLA) or fast adder is a type of adder usedin digital logic.A carry-lookahead adderimprovesspeedbyreducingthe amountof time requiredtodetermine carrybits.Itcan be contrastedwiththe simpler,butusuallyslower, ripplecarryadderforwhichthe carry bitis calculated alongside the sumbit,andeachbit mustwaituntil the previouscarryhas beencalculatedtobegin calculatingitsownresultandcarry bits.The carry-lookaheadaddercalculatesone ormore carry bits before the sum,whichreducesthe waittime tocalculate the resultof the largervalue bits. PGC Generator (Circuit)
PGC Generator (Symbol) DOT (Circuit)
DOT (Symbol) CLA 4-bit (Schematic)
CLA 16-bit (Schematic) CLA 32-bit (Schematic)
CLA 16-bit (Layout) LVS verification (Layout vs Schematic)
Simulation Results 1) Carry propagation delay 2) Worst delay (S31)

Recommended

How Zalando accelerates warehouse operations with neural networks - Calvin Se...
How Zalando accelerates warehouse operations with neural networks - Calvin Se...How Zalando accelerates warehouse operations with neural networks - Calvin Se...
How Zalando accelerates warehouse operations with neural networks - Calvin Se...Dataconomy Media
 
Ulrik De Bie - Newtec@ Virtual Wall
Ulrik De Bie - Newtec@ Virtual WallUlrik De Bie - Newtec@ Virtual Wall
Ulrik De Bie - Newtec@ Virtual Wallimec.archive
 
Scalable verification of a generic end around-carry adder for floating-point ...
Scalable verification of a generic end around-carry adder for floating-point ...Scalable verification of a generic end around-carry adder for floating-point ...
Scalable verification of a generic end around-carry adder for floating-point ...I3E Technologies
 
The Chinese Dragon Funnel of Innovation
The Chinese Dragon Funnel of InnovationThe Chinese Dragon Funnel of Innovation
The Chinese Dragon Funnel of InnovationR. Sosa
 
plc program examples for study
plc program examples for studyplc program examples for study
plc program examples for studyarco zhang
 
Incremental and parallel computation of structural graph summaries for evolvi...
Incremental and parallel computation of structural graph summaries for evolvi...Incremental and parallel computation of structural graph summaries for evolvi...
Incremental and parallel computation of structural graph summaries for evolvi...Till Blume
 
4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...
4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...
4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...GISRUK conference
 
Cadence: Orchestration as Code
Cadence: Orchestration as CodeCadence: Orchestration as Code
Cadence: Orchestration as CodeMaxim Fateev
 

Recommended

How Zalando accelerates warehouse operations with neural networks - Calvin Se...
How Zalando accelerates warehouse operations with neural networks - Calvin Se...How Zalando accelerates warehouse operations with neural networks - Calvin Se...
How Zalando accelerates warehouse operations with neural networks - Calvin Se...Dataconomy Media
 
Ulrik De Bie - Newtec@ Virtual Wall
Ulrik De Bie - Newtec@ Virtual WallUlrik De Bie - Newtec@ Virtual Wall
Ulrik De Bie - Newtec@ Virtual Wallimec.archive
 
Scalable verification of a generic end around-carry adder for floating-point ...
Scalable verification of a generic end around-carry adder for floating-point ...Scalable verification of a generic end around-carry adder for floating-point ...
Scalable verification of a generic end around-carry adder for floating-point ...I3E Technologies
 
The Chinese Dragon Funnel of Innovation
The Chinese Dragon Funnel of InnovationThe Chinese Dragon Funnel of Innovation
The Chinese Dragon Funnel of InnovationR. Sosa
 
plc program examples for study
plc program examples for studyplc program examples for study
plc program examples for studyarco zhang
 
Incremental and parallel computation of structural graph summaries for evolvi...
Incremental and parallel computation of structural graph summaries for evolvi...Incremental and parallel computation of structural graph summaries for evolvi...
Incremental and parallel computation of structural graph summaries for evolvi...Till Blume
 
4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...
4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...
4A_ 3_Parallel k-means clustering using gp_us for the geocomputation of real-...GISRUK conference
 
Cadence: Orchestration as Code
Cadence: Orchestration as CodeCadence: Orchestration as Code
Cadence: Orchestration as CodeMaxim Fateev
 
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...Arindam Chakraborty, Ph.D., P.E. (CA, TX)
 
Cadence: The Only Workflow Platform You'll Ever Need
Cadence: The Only Workflow Platform You'll Ever NeedCadence: The Only Workflow Platform You'll Ever Need
Cadence: The Only Workflow Platform You'll Ever NeedMaxim Fateev
 
Design optimization of BOP for fatigue and strength in HPHT environment using...
Design optimization of BOP for fatigue and strength in HPHT environment using...Design optimization of BOP for fatigue and strength in HPHT environment using...
Design optimization of BOP for fatigue and strength in HPHT environment using...Arindam Chakraborty, Ph.D., P.E. (CA, TX)
 
HTTP/2 - The Web of Future
HTTP/2 - The Web of FutureHTTP/2 - The Web of Future
HTTP/2 - The Web of FutureVahè Èvoyan
 
So, you wanna migrate to Java 9?
So, you wanna migrate to Java 9?So, you wanna migrate to Java 9?
So, you wanna migrate to Java 9?Tomek Adamczewki
 
cross docking Project review
cross docking Project reviewcross docking Project review
cross docking Project reviewAjinkya zanzane
 
First Technical Paper
First Technical PaperFirst Technical Paper
First Technical PaperParinaaz Cobla
 
Electromagnetic Simulations for Aerospace Applications
Electromagnetic Simulations for Aerospace ApplicationsElectromagnetic Simulations for Aerospace Applications
Electromagnetic Simulations for Aerospace ApplicationsArindam Chakraborty, Ph.D., P.E. (CA, TX)
 
Pda to cfg h2
Pda to cfg h2Pda to cfg h2
Pda to cfg h2Rajendran
 
3.5 equivalence of pushdown automata and cfl
3.5 equivalence of pushdown automata and cfl3.5 equivalence of pushdown automata and cfl
3.5 equivalence of pushdown automata and cflSampath Kumar S
 
07f03 carryskip
07f03 carryskip07f03 carryskip
07f03 carryskipshirshenduroy88
 
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용Jinwon Park
 
aug1
aug1aug1
aug1fperickson
 
GOLE - HDXc Refresh. Next Generation Architecture
GOLE - HDXc Refresh. Next Generation ArchitectureGOLE - HDXc Refresh. Next Generation Architecture
GOLE - HDXc Refresh. Next Generation ArchitectureCANARIE Inc.
 
ProventusGeneral
ProventusGeneralProventusGeneral
ProventusGeneralAlexei Shkolnik
 
Vlsi mini project list 2013
Vlsi mini project list 2013Vlsi mini project list 2013
Vlsi mini project list 2013Vision Solutions
 
128-Bit Area Efficient Reconfigurable Carry Select Adder
128-Bit Area Efficient Reconfigurable Carry Select Adder 128-Bit Area Efficient Reconfigurable Carry Select Adder
128-Bit Area Efficient Reconfigurable Carry Select Adder ijcisjournal
 
High efficient carry skip adder in various multiplier structures
High efficient carry skip adder in various multiplier structuresHigh efficient carry skip adder in various multiplier structures
High efficient carry skip adder in various multiplier structuresIaetsd Iaetsd
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderIRJET Journal
 
Hx3414601462
Hx3414601462Hx3414601462
Hx3414601462IJERA Editor
 
Paper id 37201517
Paper id 37201517Paper id 37201517
Paper id 37201517IJRAT
 
synopsys logic synthesis
synopsys logic synthesissynopsys logic synthesis
synopsys logic synthesisssuser471b66
 

More Related Content

What's hot

Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...Arindam Chakraborty, Ph.D., P.E. (CA, TX)
 
Cadence: The Only Workflow Platform You'll Ever Need
Cadence: The Only Workflow Platform You'll Ever NeedCadence: The Only Workflow Platform You'll Ever Need
Cadence: The Only Workflow Platform You'll Ever NeedMaxim Fateev
 
Design optimization of BOP for fatigue and strength in HPHT environment using...
Design optimization of BOP for fatigue and strength in HPHT environment using...Design optimization of BOP for fatigue and strength in HPHT environment using...
Design optimization of BOP for fatigue and strength in HPHT environment using...Arindam Chakraborty, Ph.D., P.E. (CA, TX)
 
HTTP/2 - The Web of Future
HTTP/2 - The Web of FutureHTTP/2 - The Web of Future
HTTP/2 - The Web of FutureVahè Èvoyan
 
So, you wanna migrate to Java 9?
So, you wanna migrate to Java 9?So, you wanna migrate to Java 9?
So, you wanna migrate to Java 9?Tomek Adamczewki
 
cross docking Project review
cross docking Project reviewcross docking Project review
cross docking Project reviewAjinkya zanzane
 
3.5 equivalence of pushdown automata and cfl
3.5 equivalence of pushdown automata and cfl3.5 equivalence of pushdown automata and cfl
3.5 equivalence of pushdown automata and cflSampath Kumar S
 
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용Jinwon Park
 
GOLE - HDXc Refresh. Next Generation Architecture
GOLE - HDXc Refresh. Next Generation ArchitectureGOLE - HDXc Refresh. Next Generation Architecture
GOLE - HDXc Refresh. Next Generation ArchitectureCANARIE Inc.
 
Vlsi mini project list 2013
Vlsi mini project list 2013Vlsi mini project list 2013
Vlsi mini project list 2013Vision Solutions
 

What's hot (16)

Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
Using MpCCI to model Fluid-Structure-Interactions with ABAQUS and 3rd party C...
 
Cadence: The Only Workflow Platform You'll Ever Need
Cadence: The Only Workflow Platform You'll Ever NeedCadence: The Only Workflow Platform You'll Ever Need
Cadence: The Only Workflow Platform You'll Ever Need
 
Design optimization of BOP for fatigue and strength in HPHT environment using...
Design optimization of BOP for fatigue and strength in HPHT environment using...Design optimization of BOP for fatigue and strength in HPHT environment using...
Design optimization of BOP for fatigue and strength in HPHT environment using...
 
HTTP/2 - The Web of Future
HTTP/2 - The Web of FutureHTTP/2 - The Web of Future
HTTP/2 - The Web of Future
 
So, you wanna migrate to Java 9?
So, you wanna migrate to Java 9?So, you wanna migrate to Java 9?
So, you wanna migrate to Java 9?
 
cross docking Project review
cross docking Project reviewcross docking Project review
cross docking Project review
 
First Technical Paper
First Technical PaperFirst Technical Paper
First Technical Paper
 
Electromagnetic Simulations for Aerospace Applications
Electromagnetic Simulations for Aerospace ApplicationsElectromagnetic Simulations for Aerospace Applications
Electromagnetic Simulations for Aerospace Applications
 
Pda to cfg h2
Pda to cfg h2Pda to cfg h2
Pda to cfg h2
 
3.5 equivalence of pushdown automata and cfl
3.5 equivalence of pushdown automata and cfl3.5 equivalence of pushdown automata and cfl
3.5 equivalence of pushdown automata and cfl
 
07f03 carryskip
07f03 carryskip07f03 carryskip
07f03 carryskip
 
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
함정의 초기단계 설계영역탐색(design space exploration)의 효과적 적용
 
aug1
aug1aug1
aug1
 
GOLE - HDXc Refresh. Next Generation Architecture
GOLE - HDXc Refresh. Next Generation ArchitectureGOLE - HDXc Refresh. Next Generation Architecture
GOLE - HDXc Refresh. Next Generation Architecture
 
ProventusGeneral
ProventusGeneralProventusGeneral
ProventusGeneral
 
Vlsi mini project list 2013
Vlsi mini project list 2013Vlsi mini project list 2013
Vlsi mini project list 2013
 

Similar to EE_4311_VLSI_FINAL_PROJECT

128-Bit Area Efficient Reconfigurable Carry Select Adder
128-Bit Area Efficient Reconfigurable Carry Select Adder 128-Bit Area Efficient Reconfigurable Carry Select Adder
128-Bit Area Efficient Reconfigurable Carry Select Adder ijcisjournal
 
High efficient carry skip adder in various multiplier structures
High efficient carry skip adder in various multiplier structuresHigh efficient carry skip adder in various multiplier structures
High efficient carry skip adder in various multiplier structuresIaetsd Iaetsd
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderIRJET Journal
 
Paper id 37201517
Paper id 37201517Paper id 37201517
Paper id 37201517IJRAT
 
synopsys logic synthesis
synopsys logic synthesissynopsys logic synthesis
synopsys logic synthesisssuser471b66
 
Area, Delay and Power Comparison of Adder Topologies
Area, Delay and Power Comparison of Adder TopologiesArea, Delay and Power Comparison of Adder Topologies
Area, Delay and Power Comparison of Adder TopologiesVLSICS Design
 
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...IJERA Editor
 
Vlsi projects
Vlsi projectsVlsi projects
Vlsi projectsshahu2212
 
VLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAA
VLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAAVLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAA
VLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAAIJMTST Journal
 
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...IJERA Editor
 
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET- FPGA Implementation of High Speed and Low Power Speculative AdderIRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET- FPGA Implementation of High Speed and Low Power Speculative AdderIRJET Journal
 
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-FlopIRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-FlopIRJET Journal
 
Analysis of different bit carry look ahead adder using verilog code 2
Analysis of different bit carry look ahead adder using verilog code 2Analysis of different bit carry look ahead adder using verilog code 2
Analysis of different bit carry look ahead adder using verilog code 2IAEME Publication
 
Planqc2020 codar
Planqc2020 codarPlanqc2020 codar
Planqc2020 codarYu Zhang
 
Design and implementation of Closed Loop Control of Three Phase Interleaved P...
Design and implementation of Closed Loop Control of Three Phase Interleaved P...Design and implementation of Closed Loop Control of Three Phase Interleaved P...
Design and implementation of Closed Loop Control of Three Phase Interleaved P...IJMTST Journal
 
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...VIT-AP University
 

Similar to EE_4311_VLSI_FINAL_PROJECT (20)

128-Bit Area Efficient Reconfigurable Carry Select Adder
128-Bit Area Efficient Reconfigurable Carry Select Adder 128-Bit Area Efficient Reconfigurable Carry Select Adder
128-Bit Area Efficient Reconfigurable Carry Select Adder
 
High efficient carry skip adder in various multiplier structures
High efficient carry skip adder in various multiplier structuresHigh efficient carry skip adder in various multiplier structures
High efficient carry skip adder in various multiplier structures
 
Design and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adderDesign and Implementation of Different types of Carry skip adder
Design and Implementation of Different types of Carry skip adder
 
Hx3414601462
Hx3414601462Hx3414601462
Hx3414601462
 
Paper id 37201517
Paper id 37201517Paper id 37201517
Paper id 37201517
 
synopsys logic synthesis
synopsys logic synthesissynopsys logic synthesis
synopsys logic synthesis
 
Area, Delay and Power Comparison of Adder Topologies
Area, Delay and Power Comparison of Adder TopologiesArea, Delay and Power Comparison of Adder Topologies
Area, Delay and Power Comparison of Adder Topologies
 
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...
High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Find...
 
Vlsi projects
Vlsi projectsVlsi projects
Vlsi projects
 
2020 icldla-updated
2020 icldla-updated2020 icldla-updated
2020 icldla-updated
 
VLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAA
VLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAAVLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAA
VLSI Implementation of 32-Bit Unsigned Multiplier Using CSLA & CLAA
 
R04605106110
R04605106110R04605106110
R04605106110
 
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
Implementation and Comparison of Efficient 16-Bit SQRT CSLA Using Parity Pres...
 
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET- FPGA Implementation of High Speed and Low Power Speculative AdderIRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
IRJET- FPGA Implementation of High Speed and Low Power Speculative Adder
 
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-FlopIRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
IRJET- Metastability Mitigation & Error Masking of High Speed Flip-Flop
 
Analysis of different bit carry look ahead adder using verilog code 2
Analysis of different bit carry look ahead adder using verilog code 2Analysis of different bit carry look ahead adder using verilog code 2
Analysis of different bit carry look ahead adder using verilog code 2
 
Planqc2020 codar
Planqc2020 codarPlanqc2020 codar
Planqc2020 codar
 
Q010228189
Q010228189Q010228189
Q010228189
 
Design and implementation of Closed Loop Control of Three Phase Interleaved P...
Design and implementation of Closed Loop Control of Three Phase Interleaved P...Design and implementation of Closed Loop Control of Three Phase Interleaved P...
Design and implementation of Closed Loop Control of Three Phase Interleaved P...
 
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
Novel Tree Structure Based Conservative Reversible Binary Coded Decimal Adder...
 

EE_4311_VLSI_FINAL_PROJECT

  • 1. 12/17/2015 EE 4311 DESIGN OF VLSI TERM PROJECT Syed Salik Hafeez UNIVERSITY OF MINNESOTA DULUTH Shaiful Islam Swapan
  • 2. Carry Lookahead adder A carry-lookaheadadder (CLA) or fast adder is a type of adder usedin digital logic.A carry-lookahead adderimprovesspeedbyreducingthe amountof time requiredtodetermine carrybits.Itcan be contrastedwiththe simpler,butusuallyslower, ripplecarryadderforwhichthe carry bitis calculated alongside the sumbit,andeachbit mustwaituntil the previouscarryhas beencalculatedtobegin calculatingitsownresultandcarry bits.The carry-lookaheadaddercalculatesone ormore carry bits before the sum,whichreducesthe waittime tocalculate the resultof the largervalue bits. PGC Generator (Circuit)
  • 5. CLA 16-bit (Schematic) CLA 32-bit (Schematic)
  • 6. CLA 16-bit (Layout) LVS verification (Layout vs Schematic)
  • 7. Simulation Results 1) Carry propagation delay 2) Worst delay (S31)