SlideShare a Scribd company logo
1 of 2
Bassam Rida Saed
18204 Sandy pointe drive Tampa, Florida 33647, 813-842-2647, bsaed@mail.usf.edu
OBJECTIVE
To obtain professional growth and seek new experiences at an entry level position in hardware/software
development, to apply all of my knowledge, skills and passion to apply my leadership.
EDUCATION
Bachelors in Computer Engineering 2.7 Expected December 2015
University of South Florida Tampa, Florida
RelevantCourses / Projects
Key Specialized courses: Operating Systems, Algorithms, Computer System Design, Hadoop big data, CMOS
VLSI Design, Data Structure, VLSI low power, Automata, FPGA Design
“MP3 Audio Recorder”
 Programed a Xilinx Virtex 5 FPGA to display a menu in Verilog with record, playback, and delete
options
 Designed, wrote, and synthesized FPGA board to use audio codec, and memory connected to a 12 state
finite machine (FSM) requiring 1200 lines of code
“3- Story Elevator”
 The objective of this project was to design a functioning 3-story elevator control. This elevator control
had 6 inputs. We simulated this circuit in Logisim, Verilog, and on a breadboard. The purpose of this
project was to use all of the logic design knowledge we had accumulated over the semester to make a
complex real-world sequential circuit, and also to learn about and implement a 7-segment display with a
Binary-BCD Decoder.
“ASIC for Digital Thermometer”
 Worked with two partners to design the transistor-level layout of an Application Specific Integrated
Circuit (ASIC) that could be interfaced with off-the-shelf components to build a digital thermometer.
“Prototyping of an audio message recorder”
 Prototyping an audio/recorder player using an ATLYS FPGA Board. implement using picoBlaze or
verilog. the audio recorder should have the features to play/pause/delete an audio recorder selected by
the user from the audio library.
“Measuring the performance of page replacements”
 Provided trace files to read from, in which we had to scan the file, convert the to a memory location,
store in a pointer array, then run a page replacement algorithm on frames using LFU (Least frequently
used), CLK(Clock), VMS, or Optimal.
SENIOR PROJECT
“Wireless IOS Application in a Secure Environment”
 Worked with CAE to create a secure environment on their IOS devices which is originally connected to
their flight simulators through Ethernet cord. We had to simulate the design with out the Ethernet cord.
 Had to comply with the DoD stigs to make sure that the environment is secure through the government.
TECHNICAL SKILLS
Operating systems: Windows (XP through 10), Macintosh, Linux
Programing Language: C, C++, Java, Verilog
Other: FPGA, Microsoft Office, Cadence, Virtuoso, Hadoop and Big Data, Hive, Sqoop, HTML, SQL,
PicoBlaze Microcontroller, LTSpice, Bilingual (English, Arabic)
bassamResume

More Related Content

Similar to bassamResume

Terry Tham Resume
Terry Tham ResumeTerry Tham Resume
Terry Tham ResumeTerry Tham
 
hyperlynx_compress.pdf
hyperlynx_compress.pdfhyperlynx_compress.pdf
hyperlynx_compress.pdfraimonribal
 
Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedChili.CHIPS
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05Oliver Stone
 
Electronics Engineer Portfolio
Electronics Engineer PortfolioElectronics Engineer Portfolio
Electronics Engineer PortfolioAnupama Sujith
 
ASICSoft Briefing 2015 v3
ASICSoft Briefing 2015 v3ASICSoft Briefing 2015 v3
ASICSoft Briefing 2015 v3Sweta Sanyal
 
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...Tom Diederich
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2Oliver Stone
 
HiPEAC 2022_Marco Tassemeier presentation
HiPEAC 2022_Marco Tassemeier presentationHiPEAC 2022_Marco Tassemeier presentation
HiPEAC 2022_Marco Tassemeier presentationVEDLIoT Project
 
Esencia Company Overview - A leading design Services company in the bayarea
Esencia Company Overview - A leading design Services company in the bayareaEsencia Company Overview - A leading design Services company in the bayarea
Esencia Company Overview - A leading design Services company in the bayareaesenciatech
 

Similar to bassamResume (20)

Terry Tham Resume
Terry Tham ResumeTerry Tham Resume
Terry Tham Resume
 
hyperlynx_compress.pdf
hyperlynx_compress.pdfhyperlynx_compress.pdf
hyperlynx_compress.pdf
 
Hari Krishna Vetsa Resume
Hari Krishna Vetsa ResumeHari Krishna Vetsa Resume
Hari Krishna Vetsa Resume
 
SoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~EmbeddedSoC~FPGA~ASIC~Embedded
SoC~FPGA~ASIC~Embedded
 
Detailed Cv
Detailed CvDetailed Cv
Detailed Cv
 
Ankit_Dwivedi
Ankit_DwivediAnkit_Dwivedi
Ankit_Dwivedi
 
FPGA Embedded Design
FPGA Embedded DesignFPGA Embedded Design
FPGA Embedded Design
 
OliverStoneSWResume2015-05
OliverStoneSWResume2015-05OliverStoneSWResume2015-05
OliverStoneSWResume2015-05
 
Electronics Engineer Portfolio
Electronics Engineer PortfolioElectronics Engineer Portfolio
Electronics Engineer Portfolio
 
Kavita resume startup
Kavita resume startupKavita resume startup
Kavita resume startup
 
ASICSoft Briefing 2015 v3
ASICSoft Briefing 2015 v3ASICSoft Briefing 2015 v3
ASICSoft Briefing 2015 v3
 
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
In-Memory Key Value Store (KVS) in FPGA for Ultra Low Latency and High Throug...
 
Kavita resume
Kavita resume Kavita resume
Kavita resume
 
OliverStoneResume2015-2
OliverStoneResume2015-2OliverStoneResume2015-2
OliverStoneResume2015-2
 
Resume_Srivatsa
Resume_SrivatsaResume_Srivatsa
Resume_Srivatsa
 
Resume
ResumeResume
Resume
 
Resume
ResumeResume
Resume
 
509 512
509 512509 512
509 512
 
HiPEAC 2022_Marco Tassemeier presentation
HiPEAC 2022_Marco Tassemeier presentationHiPEAC 2022_Marco Tassemeier presentation
HiPEAC 2022_Marco Tassemeier presentation
 
Esencia Company Overview - A leading design Services company in the bayarea
Esencia Company Overview - A leading design Services company in the bayareaEsencia Company Overview - A leading design Services company in the bayarea
Esencia Company Overview - A leading design Services company in the bayarea
 

bassamResume

  • 1. Bassam Rida Saed 18204 Sandy pointe drive Tampa, Florida 33647, 813-842-2647, bsaed@mail.usf.edu OBJECTIVE To obtain professional growth and seek new experiences at an entry level position in hardware/software development, to apply all of my knowledge, skills and passion to apply my leadership. EDUCATION Bachelors in Computer Engineering 2.7 Expected December 2015 University of South Florida Tampa, Florida RelevantCourses / Projects Key Specialized courses: Operating Systems, Algorithms, Computer System Design, Hadoop big data, CMOS VLSI Design, Data Structure, VLSI low power, Automata, FPGA Design “MP3 Audio Recorder”  Programed a Xilinx Virtex 5 FPGA to display a menu in Verilog with record, playback, and delete options  Designed, wrote, and synthesized FPGA board to use audio codec, and memory connected to a 12 state finite machine (FSM) requiring 1200 lines of code “3- Story Elevator”  The objective of this project was to design a functioning 3-story elevator control. This elevator control had 6 inputs. We simulated this circuit in Logisim, Verilog, and on a breadboard. The purpose of this project was to use all of the logic design knowledge we had accumulated over the semester to make a complex real-world sequential circuit, and also to learn about and implement a 7-segment display with a Binary-BCD Decoder. “ASIC for Digital Thermometer”  Worked with two partners to design the transistor-level layout of an Application Specific Integrated Circuit (ASIC) that could be interfaced with off-the-shelf components to build a digital thermometer. “Prototyping of an audio message recorder”  Prototyping an audio/recorder player using an ATLYS FPGA Board. implement using picoBlaze or verilog. the audio recorder should have the features to play/pause/delete an audio recorder selected by the user from the audio library. “Measuring the performance of page replacements”  Provided trace files to read from, in which we had to scan the file, convert the to a memory location, store in a pointer array, then run a page replacement algorithm on frames using LFU (Least frequently used), CLK(Clock), VMS, or Optimal. SENIOR PROJECT “Wireless IOS Application in a Secure Environment”  Worked with CAE to create a secure environment on their IOS devices which is originally connected to their flight simulators through Ethernet cord. We had to simulate the design with out the Ethernet cord.  Had to comply with the DoD stigs to make sure that the environment is secure through the government. TECHNICAL SKILLS Operating systems: Windows (XP through 10), Macintosh, Linux Programing Language: C, C++, Java, Verilog Other: FPGA, Microsoft Office, Cadence, Virtuoso, Hadoop and Big Data, Hive, Sqoop, HTML, SQL, PicoBlaze Microcontroller, LTSpice, Bilingual (English, Arabic)