SlideShare a Scribd company logo
1 of 1
Download to read offline
14.. (a) What; is compiler driven simulation? How does it overcome the issues
raised by gate level simulation models? Differentiate it from everit-drrven
simulation.
Or
. (b) Vrite down the transformation involved in the side reduction of an
OBDD into ROBDD. Also implement and construct ROBDD.
15. (a) (i) Mention the problems investigated in optimization of function at
high level synthesis. (6)
(ii) What is simple mobility based scheduling algorithm? Support your
answer with a pseudo code. Explain. (10)
Or
(h) (i) How does the interval and circular-arc graph coloring method
perform the assignment? Discuss with a sample set of circular arcs.(12)
(ii) How does an input algorithm represent the internal hardware
synthesis? (4)
3 71871

More Related Content

What's hot

VHDL and Cordic Algorithim
VHDL and Cordic AlgorithimVHDL and Cordic Algorithim
VHDL and Cordic AlgorithimSubeer Rangra
 
Bt0064 logic design
Bt0064  logic designBt0064  logic design
Bt0064 logic designsmumbahelp
 
20 questions cmos ckts
20 questions cmos ckts20 questions cmos ckts
20 questions cmos cktsDeepak Gour
 
Efficient Design of Reversible Sequential Circuit
Efficient Design of Reversible Sequential CircuitEfficient Design of Reversible Sequential Circuit
Efficient Design of Reversible Sequential CircuitIOSR Journals
 
Mca 501-Computer Graphics-course breakup
Mca 501-Computer Graphics-course breakupMca 501-Computer Graphics-course breakup
Mca 501-Computer Graphics-course breakupPCTE
 
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...IJERA Editor
 
Elliptic curve scalar multiplier using karatsuba
Elliptic curve scalar multiplier using karatsubaElliptic curve scalar multiplier using karatsuba
Elliptic curve scalar multiplier using karatsubaIAEME Publication
 
License Plate Recognition System
License Plate Recognition System License Plate Recognition System
License Plate Recognition System Hira Rizvi
 
A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )Abhinay Potlabathini
 
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...VLSICS Design
 
Algebraic methods for design QC-LDPC codes
Algebraic methods for design QC-LDPC codesAlgebraic methods for design QC-LDPC codes
Algebraic methods for design QC-LDPC codesUsatyuk Vasiliy
 
17429 computer network
17429 computer network17429 computer network
17429 computer networksoni_nits
 

What's hot (20)

VHDL and Cordic Algorithim
VHDL and Cordic AlgorithimVHDL and Cordic Algorithim
VHDL and Cordic Algorithim
 
FPGA Implementation of CORDIC Algorithm Architecture
FPGA Implementation of CORDIC Algorithm ArchitectureFPGA Implementation of CORDIC Algorithm Architecture
FPGA Implementation of CORDIC Algorithm Architecture
 
Bt0064 logic design
Bt0064  logic designBt0064  logic design
Bt0064 logic design
 
Dldaiii
DldaiiiDldaiii
Dldaiii
 
20 questions cmos ckts
20 questions cmos ckts20 questions cmos ckts
20 questions cmos ckts
 
Efficient Design of Reversible Sequential Circuit
Efficient Design of Reversible Sequential CircuitEfficient Design of Reversible Sequential Circuit
Efficient Design of Reversible Sequential Circuit
 
Capp nov dec2012
Capp nov dec2012Capp nov dec2012
Capp nov dec2012
 
Mca 501-Computer Graphics-course breakup
Mca 501-Computer Graphics-course breakupMca 501-Computer Graphics-course breakup
Mca 501-Computer Graphics-course breakup
 
Lec11 rate distortion optimization
Lec11 rate distortion optimizationLec11 rate distortion optimization
Lec11 rate distortion optimization
 
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
Performance Study of RS (255, 239) and RS (255.233) Used Respectively in DVB-...
 
Flot multiplier
Flot multiplierFlot multiplier
Flot multiplier
 
It3 4 by Zaheer Abbas Aghani
It3 4 by Zaheer Abbas AghaniIt3 4 by Zaheer Abbas Aghani
It3 4 by Zaheer Abbas Aghani
 
Elliptic curve scalar multiplier using karatsuba
Elliptic curve scalar multiplier using karatsubaElliptic curve scalar multiplier using karatsuba
Elliptic curve scalar multiplier using karatsuba
 
License Plate Recognition System
License Plate Recognition System License Plate Recognition System
License Plate Recognition System
 
A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )A10 microprocessor & microcontrollers ( eee, ece & ecm )
A10 microprocessor & microcontrollers ( eee, ece & ecm )
 
embedded-systems
embedded-systemsembedded-systems
embedded-systems
 
Alg2 lesson 9-2
Alg2 lesson 9-2Alg2 lesson 9-2
Alg2 lesson 9-2
 
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
Evolution of Structure of Some Binary Group-Based N-Bit Compartor, N-To-2N De...
 
Algebraic methods for design QC-LDPC codes
Algebraic methods for design QC-LDPC codesAlgebraic methods for design QC-LDPC codes
Algebraic methods for design QC-LDPC codes
 
17429 computer network
17429 computer network17429 computer network
17429 computer network
 

More from SRI TECHNOLOGICAL SOLUTIONS

More from SRI TECHNOLOGICAL SOLUTIONS (20)

Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formRequest for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
 
Ieee 2020
Ieee 2020Ieee 2020
Ieee 2020
 
4
44
4
 
Testing of vlsi circuits jan2012
Testing of vlsi circuits jan2012Testing of vlsi circuits jan2012
Testing of vlsi circuits jan2012
 
Testing of vlsi circuits dec 2013
Testing of vlsi circuits dec 2013Testing of vlsi circuits dec 2013
Testing of vlsi circuits dec 2013
 
Physical design vlsi circuits jan 2013
Physical design vlsi circuits jan 2013Physical design vlsi circuits jan 2013
Physical design vlsi circuits jan 2013
 
Physical design dec2013
Physical design dec2013Physical design dec2013
Physical design dec2013
 
Embedded systems dec 2013
Embedded systems dec 2013Embedded systems dec 2013
Embedded systems dec 2013
 
Capp june 2012
Capp june 2012Capp june 2012
Capp june 2012
 
Cad for vlsi circuits dec2013
Cad for vlsi circuits dec2013Cad for vlsi circuits dec2013
Cad for vlsi circuits dec2013
 
Asic june2012
Asic june2012Asic june2012
Asic june2012
 
Asic dec 2013
Asic dec 2013Asic dec 2013
Asic dec 2013
 
Asic dec 2010
Asic dec 2010Asic dec 2010
Asic dec 2010
 
Testing of vlsi circuits june2012
Testing of vlsi circuits june2012Testing of vlsi circuits june2012
Testing of vlsi circuits june2012
 
Dsp ic(3) jan 2013
Dsp ic(3) jan 2013Dsp ic(3) jan 2013
Dsp ic(3) jan 2013
 
Dsp ic(1) jan 2013
Dsp ic(1) jan 2013Dsp ic(1) jan 2013
Dsp ic(1) jan 2013
 
Dsp ic june2013 (3)
Dsp ic june2013 (3)Dsp ic june2013 (3)
Dsp ic june2013 (3)
 
Dsp ic june2013 (2)
Dsp ic june2013 (2)Dsp ic june2013 (2)
Dsp ic june2013 (2)
 
Dsp ic june2013 (1)
Dsp ic june2013 (1)Dsp ic june2013 (1)
Dsp ic june2013 (1)
 
Dsp ic(2) jan 2013
Dsp ic(2) jan 2013Dsp ic(2) jan 2013
Dsp ic(2) jan 2013
 

Compiler Driven Simulation vs Event Driven Simulation

  • 1. 14.. (a) What; is compiler driven simulation? How does it overcome the issues raised by gate level simulation models? Differentiate it from everit-drrven simulation. Or . (b) Vrite down the transformation involved in the side reduction of an OBDD into ROBDD. Also implement and construct ROBDD. 15. (a) (i) Mention the problems investigated in optimization of function at high level synthesis. (6) (ii) What is simple mobility based scheduling algorithm? Support your answer with a pseudo code. Explain. (10) Or (h) (i) How does the interval and circular-arc graph coloring method perform the assignment? Discuss with a sample set of circular arcs.(12) (ii) How does an input algorithm represent the internal hardware synthesis? (4) 3 71871