SlideShare a Scribd company logo
1 of 1
Download to read offline
14. (a) (i) Explo.in 'why trfl.difionnl moasures such as processor clock speed,
lifUh~~Hhl MPOPs rUfy not bo suitable for comparing the execution
perfcH'U1unco of nsp prOC0SRQrs. Suggest alternate methods. (8)
(ii) D08Cl'ib~tho shared J)wn10l'Yarchitecture for Bit-Serial operations.
. (8)
Or
(b) Staw and discuss the key factors that should be considered in choosing a
DSP processor for iUlplementation of DSP algorithm in biomedical signal
pl'ocessil).g fot diagnosis. (16)
15. (a) Deaoribe the cn~ry ripple and carry save array implementation styles in
realizing bit parallel multiplic"l's. (16)
Or
(b) Draw the structure of a hardware butterfly processor for implementation
of FFT algorithm and explain the individual computational elements. (16)
hAM _·V/" .... -*!l4
3 68356 '

More Related Content

More from SRI TECHNOLOGICAL SOLUTIONS

Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formRequest for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formSRI TECHNOLOGICAL SOLUTIONS
 

More from SRI TECHNOLOGICAL SOLUTIONS (20)

Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-formRequest for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
Request for-new-pan-card-or-and-changes-or-correction-in-pan-data-form
 
Ieee 2020
Ieee 2020Ieee 2020
Ieee 2020
 
4
44
4
 
Testing of vlsi circuits jan2012
Testing of vlsi circuits jan2012Testing of vlsi circuits jan2012
Testing of vlsi circuits jan2012
 
Testing of vlsi circuits dec 2013
Testing of vlsi circuits dec 2013Testing of vlsi circuits dec 2013
Testing of vlsi circuits dec 2013
 
Physical design vlsi circuits jan 2013
Physical design vlsi circuits jan 2013Physical design vlsi circuits jan 2013
Physical design vlsi circuits jan 2013
 
Physical design dec2013
Physical design dec2013Physical design dec2013
Physical design dec2013
 
Embedded systems dec 2013
Embedded systems dec 2013Embedded systems dec 2013
Embedded systems dec 2013
 
Capp nov dec2012
Capp nov dec2012Capp nov dec2012
Capp nov dec2012
 
Capp june 2012
Capp june 2012Capp june 2012
Capp june 2012
 
Cad for vlsi circuits june 2012
Cad for vlsi circuits june 2012Cad for vlsi circuits june 2012
Cad for vlsi circuits june 2012
 
Cad for vlsi circuits dec2013
Cad for vlsi circuits dec2013Cad for vlsi circuits dec2013
Cad for vlsi circuits dec2013
 
Asic june2012
Asic june2012Asic june2012
Asic june2012
 
Asic dec 2013
Asic dec 2013Asic dec 2013
Asic dec 2013
 
Asic dec 2010
Asic dec 2010Asic dec 2010
Asic dec 2010
 
Testing of vlsi circuits june2012
Testing of vlsi circuits june2012Testing of vlsi circuits june2012
Testing of vlsi circuits june2012
 
Dsp ic june2013 (1)
Dsp ic june2013 (1)Dsp ic june2013 (1)
Dsp ic june2013 (1)
 
Cad for vlsi design june2013 (3)
Cad for vlsi design june2013 (3)Cad for vlsi design june2013 (3)
Cad for vlsi design june2013 (3)
 
Cad for vlsi design june2013 (2)
Cad for vlsi design june2013 (2)Cad for vlsi design june2013 (2)
Cad for vlsi design june2013 (2)
 
Cad for vlsi design june2013 (1)
Cad for vlsi design june2013 (1)Cad for vlsi design june2013 (1)
Cad for vlsi design june2013 (1)
 

Dsp ic(3) jan 2013

  • 1. 14. (a) (i) Explo.in 'why trfl.difionnl moasures such as processor clock speed, lifUh~~Hhl MPOPs rUfy not bo suitable for comparing the execution perfcH'U1unco of nsp prOC0SRQrs. Suggest alternate methods. (8) (ii) D08Cl'ib~tho shared J)wn10l'Yarchitecture for Bit-Serial operations. . (8) Or (b) Staw and discuss the key factors that should be considered in choosing a DSP processor for iUlplementation of DSP algorithm in biomedical signal pl'ocessil).g fot diagnosis. (16) 15. (a) Deaoribe the cn~ry ripple and carry save array implementation styles in realizing bit parallel multiplic"l's. (16) Or (b) Draw the structure of a hardware butterfly processor for implementation of FFT algorithm and explain the individual computational elements. (16) hAM _·V/" .... -*!l4 3 68356 '