SlideShare a Scribd company logo

Intrduction To The Course

•
•
Mahmoud Abdellatif
Mahmoud Abdellatif
1 of 9
Download to read offline
Session 0 http://www.bized.co.uk Introduction to the Course 1 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk Start Group 2011 Alaa Salah Shehata Abdel Rahman Mahmoud A.M. Abdel Latif Mohamed Salah Mahmoud Mohamed Mohamed Talaat contact us start.courses@gmail.com Facebook group start.group@groups.facebook.com 2 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk 0 Digital Design using VHDL Course Outlines -Introduction to VHDL -Statements in VHDL -Sequential Statements -Concurrent Statements -Data Objects -Data Operators -Data types -FSM finite state machines -Structural Description -Testbench -Introduction to FPGA -Implementation on FPGA 3 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk Each Session includes Illustration Examples Exercises Labs Refresh Your Assignment Time for your Questions Demo Memory Questions 4 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk Through our course there will be Mini Project Main Project 5 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk Start Group material Sessions Slides Start Group VHDL Summary VHDL Guide 6 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk Tools Used during course Xilinx ISE Modelsim 7 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk Finally, we hope you remember us through our attendance certification 8 Copyright 2006 – Biz/ed
Session 0 http://www.bized.co.uk See You Next Session 9 Copyright 2006 – Biz/ed

Recommended

Major project iii 3
Major project iii 3Major project iii 3
Major project iii 3Gopal Prasad Bansal
 
Embedded system
Embedded systemEmbedded system
Embedded systemashraf eltholth
 
Session one
Session oneSession one
Session oneMahmoud Abdellatif
 
Intrduction to the course
Intrduction to the courseIntrduction to the course
Intrduction to the courseMahmoud Abdellatif
 
Session 02 v.3
Session 02 v.3Session 02 v.3
Session 02 v.3Start Group
 
Digital e chap 4
Digital e chap 4Digital e chap 4
Digital e chap 4Mohammad Bappy
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic CircuitRamasubbu .P
 
Start group tutorial [2]
Start group tutorial [2]Start group tutorial [2]
Start group tutorial [2]Mahmoud Abdellatif
 

Recommended

Major project iii 3
Major project iii 3Major project iii 3
Major project iii 3Gopal Prasad Bansal
 
Embedded system
Embedded systemEmbedded system
Embedded systemashraf eltholth
 
Session one
Session oneSession one
Session oneMahmoud Abdellatif
 
Intrduction to the course
Intrduction to the courseIntrduction to the course
Intrduction to the courseMahmoud Abdellatif
 
Session 02 v.3
Session 02 v.3Session 02 v.3
Session 02 v.3Start Group
 
Digital e chap 4
Digital e chap 4Digital e chap 4
Digital e chap 4Mohammad Bappy
 
Sequential Logic Circuit
Sequential Logic CircuitSequential Logic Circuit
Sequential Logic CircuitRamasubbu .P
 
Start group tutorial [2]
Start group tutorial [2]Start group tutorial [2]
Start group tutorial [2]Mahmoud Abdellatif
 
Evaluation test
Evaluation testEvaluation test
Evaluation testMahmoud Abdellatif
 
Session nine
Session nineSession nine
Session nineMahmoud Abdellatif
 
Session eight
Session eightSession eight
Session eightMahmoud Abdellatif
 
Session seven
Session sevenSession seven
Session sevenMahmoud Abdellatif
 
Session six
Session sixSession six
Session sixMahmoud Abdellatif
 
Session five
Session fiveSession five
Session fiveMahmoud Abdellatif
 
Session four
Session fourSession four
Session fourMahmoud Abdellatif
 
Session three
Session threeSession three
Session threeMahmoud Abdellatif
 
Xilinx ise tutorial-a
Xilinx ise tutorial-aXilinx ise tutorial-a
Xilinx ise tutorial-aMahmoud Abdellatif
 
Session two
Session twoSession two
Session twoMahmoud Abdellatif
 

More Related Content

More from Mahmoud Abdellatif

More from Mahmoud Abdellatif (10)

Evaluation test
Evaluation testEvaluation test
Evaluation test
 
Session nine
Session nineSession nine
Session nine
 
Session eight
Session eightSession eight
Session eight
 
Session seven
Session sevenSession seven
Session seven
 
Session six
Session sixSession six
Session six
 
Session five
Session fiveSession five
Session five
 
Session four
Session fourSession four
Session four
 
Session three
Session threeSession three
Session three
 
Xilinx ise tutorial-a
Xilinx ise tutorial-aXilinx ise tutorial-a
Xilinx ise tutorial-a
 
Session two
Session twoSession two
Session two
 

Intrduction To The Course

  • 1. Session 0 http://www.bized.co.uk Introduction to the Course 1 Copyright 2006 – Biz/ed
  • 2. Session 0 http://www.bized.co.uk Start Group 2011 Alaa Salah Shehata Abdel Rahman Mahmoud A.M. Abdel Latif Mohamed Salah Mahmoud Mohamed Mohamed Talaat contact us start.courses@gmail.com Facebook group start.group@groups.facebook.com 2 Copyright 2006 – Biz/ed
  • 3. Session 0 http://www.bized.co.uk 0 Digital Design using VHDL Course Outlines -Introduction to VHDL -Statements in VHDL -Sequential Statements -Concurrent Statements -Data Objects -Data Operators -Data types -FSM finite state machines -Structural Description -Testbench -Introduction to FPGA -Implementation on FPGA 3 Copyright 2006 – Biz/ed
  • 4. Session 0 http://www.bized.co.uk Each Session includes Illustration Examples Exercises Labs Refresh Your Assignment Time for your Questions Demo Memory Questions 4 Copyright 2006 – Biz/ed
  • 5. Session 0 http://www.bized.co.uk Through our course there will be Mini Project Main Project 5 Copyright 2006 – Biz/ed
  • 6. Session 0 http://www.bized.co.uk Start Group material Sessions Slides Start Group VHDL Summary VHDL Guide 6 Copyright 2006 – Biz/ed
  • 7. Session 0 http://www.bized.co.uk Tools Used during course Xilinx ISE Modelsim 7 Copyright 2006 – Biz/ed
  • 8. Session 0 http://www.bized.co.uk Finally, we hope you remember us through our attendance certification 8 Copyright 2006 – Biz/ed
  • 9. Session 0 http://www.bized.co.uk See You Next Session 9 Copyright 2006 – Biz/ed