SlideShare a Scribd company logo
1 of 19
NASHIKCAMBRIDGESCHOOL
(Affiliated to CBSE, Delhi Up to Senior Sec Level)
NASHIK
ACADEMIC YEAR: 2012-2013
A PROJECT REPORT ON
“DESIGNING AN APPROPRAITE LOGIC GATE
COMBINATION FOR GIVEN TRUTH TABLE”
BY:-
TEJASWINI AHIRE
Under the Guidance of
Ms.SAPNA PANDEY
DEPARTMENT OF PHYSICS
E- MAIL:nashikcambridge2004@rediffmail.comTELEPHONE NO. : 0253-23776382377639
NASHIK CAMBRIDGE SCHOOL
(Affiliated to CBSE, Delhi up to Sr. Secondary Level)
C e r t i f i c a t e
This is to certify that the project report entitled
“DESIGNING ANAPPROPRAITELOGICGATECOMBINATIONFORGIVEN TRUTH TABLE”
Has been successfully submitted by
TEJASWINI AHIRE
Projectguide Principal
Ms.Sapna Pandey Mr.C.Somu
ExternalExaminer
ACKNOWLEDGEMENT
We theclass XII students ofNasikCambridgeschoolwereabletopresent the
projectwork beforeyouwith the help of Head of department of Physics
Ms.Sapna&grateful &valuable contribution of our respected principal
Mr.C.Somu. Wealsoacknowledgethecontribution of theindividuals & staff
of our Physics Department
CONTENTS
INTRODUCTION
REQUIREMENTS
THEORY
PROCEDURE
RESULT
BIBLIOGRAPHY
INTRODUCTION:
Logic Gates:
 The digital circuitthat canbe analyzedwith
 the help of Boolean Algebra iscalledlogic
 Gateorlogiccircuit.
 A logic gate canhave two ormore inputs
 But onlyone output.
 There are 3fundamental logicgatesnamely
 OR gate,AND gate andNOTgate.
TruthTable:
 The operation ofa logicgateorcircuit can
 be representedin atable which containsall
 possibleinputsandtheir corresponding
 Outputsarecalleda truth table.
 If thereare ninputsin anylogic gate, then
 therewill be n2possibleinput
 Combinations.
 0 and1 inputsaretaken in the orderof
 ascendingbinarynumbersforeasy
 Understandingand analysis.
REQUIREMENTS:
 A batteryof 6V
 Two switches
 Torch bulb
 Connectingwires
THEORY:
(d) NOR gate:
The NOR gate is constructed by combining the OR gate and the NOT gate (OR + NOT =
NOR). Here the output of the OR gate is given as input to the NOT gate
w
PROCEDURE:
1. Write product termforeach input (minterm). Combination where
Booleanfunction hasinput 1. Whilewritingminterm, complement
thatvariablewhose valueis0 otherwisewriteit in direct form(without
complement).
2. Add alltheminterms to obtainthe Booleanfunction.
3. Draw thecircuit using BASIC LOGIC Gates.
Example:
(a).
X Y F MINTERM
0 0 1 x.y
0 1 0 -
1 0 0 -
1 1 1 x.y
The Booleanfunction F(X,Y) isobtainedas:
F(X, Y) =X.Y+X.Y
(b).
X Y Z F MINTERM
0 0 0 0 -
0 0 1 1 XYZ
0 1 0 1 XYZ
0 1 1 0 -
1 0 0 1 XYZ
1 0 1 0 -
1 1 0 1 XYZ
1 1 1 0 -
The Booleanfunction F(X,Y) isgiven as:
F(X, Y) =XYZ+XYZ+XYZ+XYZ
RESULT:
A logicgate isprepared from thegiven truthtable.
BIBLIOGRAPHY:
1.www.wikipedia.org3.
2.ComprehensivePracticalChemistryforClassXII

More Related Content

What's hot

What's hot (12)

Function
FunctionFunction
Function
 
Data Structure Radix Sort
Data Structure Radix SortData Structure Radix Sort
Data Structure Radix Sort
 
Programming-I assignment for BSCS students , NCBA&e
Programming-I assignment for BSCS students , NCBA&eProgramming-I assignment for BSCS students , NCBA&e
Programming-I assignment for BSCS students , NCBA&e
 
Shivani Chouhan , BCA Third Year
Shivani Chouhan , BCA Third YearShivani Chouhan , BCA Third Year
Shivani Chouhan , BCA Third Year
 
Radix Sort
Radix SortRadix Sort
Radix Sort
 
Math assignment Program
Math assignment ProgramMath assignment Program
Math assignment Program
 
Introduccion a la programacion lineal
Introduccion a la programacion linealIntroduccion a la programacion lineal
Introduccion a la programacion lineal
 
201707 SER332 Lecture 05
201707 SER332 Lecture 05   201707 SER332 Lecture 05
201707 SER332 Lecture 05
 
Job sequencing with deadline
Job sequencing with deadlineJob sequencing with deadline
Job sequencing with deadline
 
Arithmetic instructions
Arithmetic instructionsArithmetic instructions
Arithmetic instructions
 
Cash flow
Cash flowCash flow
Cash flow
 
Avances en la integración de GGL2 con gvSIG y QGIS
Avances en la integración de GGL2 con gvSIG y QGISAvances en la integración de GGL2 con gvSIG y QGIS
Avances en la integración de GGL2 con gvSIG y QGIS
 

Similar to NASHIK CAMBRIDGE SCHOOL

4 network design cfvg 2012
4 network design cfvg 20124 network design cfvg 2012
4 network design cfvg 2012
kimsach
 

Similar to NASHIK CAMBRIDGE SCHOOL (20)

Unit 04
Unit 04Unit 04
Unit 04
 
Rakesh Bijawat, BCA 2nd Year
Rakesh Bijawat, BCA 2nd YearRakesh Bijawat, BCA 2nd Year
Rakesh Bijawat, BCA 2nd Year
 
Rakesh Bijawat , BCA Third Year
Rakesh Bijawat , BCA Third YearRakesh Bijawat , BCA Third Year
Rakesh Bijawat , BCA Third Year
 
GE3171-PROBLEM SOLVING AND PYTHON PROGRAMMING LABORATORY
GE3171-PROBLEM SOLVING AND PYTHON PROGRAMMING LABORATORYGE3171-PROBLEM SOLVING AND PYTHON PROGRAMMING LABORATORY
GE3171-PROBLEM SOLVING AND PYTHON PROGRAMMING LABORATORY
 
Ravi Prakash,BCA,2nd Year
Ravi Prakash,BCA,2nd YearRavi Prakash,BCA,2nd Year
Ravi Prakash,BCA,2nd Year
 
Quantum Computing Notes Ver1.0
Quantum Computing Notes Ver1.0Quantum Computing Notes Ver1.0
Quantum Computing Notes Ver1.0
 
logic gate
logic gatelogic gate
logic gate
 
Sudarshan Joshi,BCA 2nd Year
Sudarshan Joshi,BCA 2nd Year Sudarshan Joshi,BCA 2nd Year
Sudarshan Joshi,BCA 2nd Year
 
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
Design and Implementation of 16-bit Arithmetic Logic Unit using Quantum dot C...
 
4 network design cfvg 2012
4 network design cfvg 20124 network design cfvg 2012
4 network design cfvg 2012
 
5.3 dynamic programming 03
5.3 dynamic programming 035.3 dynamic programming 03
5.3 dynamic programming 03
 
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
Lec9 Intro to Computer Engineering by Hsien-Hsin Sean Lee Georgia Tech -- Com...
 
Iat
Iat Iat
Iat
 
SEMICONDUCTORS
SEMICONDUCTORSSEMICONDUCTORS
SEMICONDUCTORS
 
Project seminar ppt_steelcasting
Project seminar ppt_steelcastingProject seminar ppt_steelcasting
Project seminar ppt_steelcasting
 
DIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LABDIGITAL ELECTRONICS LAB
DIGITAL ELECTRONICS LAB
 
PAL
PALPAL
PAL
 
Deld lab manual
Deld lab manualDeld lab manual
Deld lab manual
 
Ram Prasad ,BCA 2nd Year
Ram Prasad ,BCA 2nd YearRam Prasad ,BCA 2nd Year
Ram Prasad ,BCA 2nd Year
 
C046051216
C046051216C046051216
C046051216
 

NASHIK CAMBRIDGE SCHOOL

  • 1. NASHIKCAMBRIDGESCHOOL (Affiliated to CBSE, Delhi Up to Senior Sec Level) NASHIK ACADEMIC YEAR: 2012-2013 A PROJECT REPORT ON “DESIGNING AN APPROPRAITE LOGIC GATE COMBINATION FOR GIVEN TRUTH TABLE” BY:- TEJASWINI AHIRE Under the Guidance of Ms.SAPNA PANDEY
  • 2. DEPARTMENT OF PHYSICS E- MAIL:nashikcambridge2004@rediffmail.comTELEPHONE NO. : 0253-23776382377639 NASHIK CAMBRIDGE SCHOOL (Affiliated to CBSE, Delhi up to Sr. Secondary Level) C e r t i f i c a t e This is to certify that the project report entitled “DESIGNING ANAPPROPRAITELOGICGATECOMBINATIONFORGIVEN TRUTH TABLE” Has been successfully submitted by TEJASWINI AHIRE Projectguide Principal Ms.Sapna Pandey Mr.C.Somu
  • 3. ExternalExaminer ACKNOWLEDGEMENT We theclass XII students ofNasikCambridgeschoolwereabletopresent the projectwork beforeyouwith the help of Head of department of Physics Ms.Sapna&grateful &valuable contribution of our respected principal Mr.C.Somu. Wealsoacknowledgethecontribution of theindividuals & staff of our Physics Department
  • 5. INTRODUCTION: Logic Gates:  The digital circuitthat canbe analyzedwith  the help of Boolean Algebra iscalledlogic  Gateorlogiccircuit.  A logic gate canhave two ormore inputs  But onlyone output.  There are 3fundamental logicgatesnamely  OR gate,AND gate andNOTgate.
  • 6. TruthTable:  The operation ofa logicgateorcircuit can  be representedin atable which containsall  possibleinputsandtheir corresponding  Outputsarecalleda truth table.  If thereare ninputsin anylogic gate, then  therewill be n2possibleinput  Combinations.  0 and1 inputsaretaken in the orderof  ascendingbinarynumbersforeasy  Understandingand analysis. REQUIREMENTS:  A batteryof 6V
  • 8.  Torch bulb  Connectingwires
  • 10.
  • 11.
  • 12. (d) NOR gate: The NOR gate is constructed by combining the OR gate and the NOT gate (OR + NOT = NOR). Here the output of the OR gate is given as input to the NOT gate
  • 13. w
  • 14. PROCEDURE: 1. Write product termforeach input (minterm). Combination where Booleanfunction hasinput 1. Whilewritingminterm, complement thatvariablewhose valueis0 otherwisewriteit in direct form(without complement). 2. Add alltheminterms to obtainthe Booleanfunction. 3. Draw thecircuit using BASIC LOGIC Gates.
  • 15.
  • 16. Example: (a). X Y F MINTERM 0 0 1 x.y 0 1 0 - 1 0 0 - 1 1 1 x.y The Booleanfunction F(X,Y) isobtainedas:
  • 17. F(X, Y) =X.Y+X.Y (b). X Y Z F MINTERM 0 0 0 0 - 0 0 1 1 XYZ 0 1 0 1 XYZ 0 1 1 0 - 1 0 0 1 XYZ 1 0 1 0 - 1 1 0 1 XYZ 1 1 1 0 -
  • 18. The Booleanfunction F(X,Y) isgiven as: F(X, Y) =XYZ+XYZ+XYZ+XYZ RESULT: A logicgate isprepared from thegiven truthtable.