SlideShare a Scribd company logo
1 of 2
Megha Dogra
M.Tech (VLSI Design),
Department of Electronics and Electrical Engineering,
Sathyabama University Chennai (Expected: June 2016),
Email: meghaadograa@gmail.com
Linkedin: http://in.linkedin.com/in/megha-dogra-017956b5
Ph: (Cell) +91-944976820
Objective:
To excel in the field of VLSI and make a steady progress by constantly updating my
knowledge and enhancing my practical skills, so that I become a better engineer everyday and hence
my knowledge used to society.
Education:
 M. Tech(VLSI Design) 2014-2016
Sathyabama University Chennai
CGPA: 8.6/10 (Upto March 2016)
 B.Tech (Electronics and Communication Engineering) 2009-2013
Sri Sai College of Engineering & Technology ,Badhani, Pathankot
Percentage- 83.5%
 HSC (2009)
DAV School Baghni , Kangra (Himachal Pradesh)
Percentage: 76.8%
 SSC (2007)
Govt. High School Nainikhad (Himachal Pradesh)
Percentage: 82%
Technical Skills:
 Programming: Verilog, VHDL, C, Cisco Packet tracer.
 VLSI EDA TOOLS: P-spice, Xilinx ISE and Modelsim.
 PHYSICS CAD: COMSOL Multiphysics.
Academic Projects:
M. Tech (VLSI Design)
1) Design and Analysis of Humidity Sensor Using MEMS (In progress): This project involves
Fabrication of Humidity Sensor using MEMS technology. Humidity Sensor plays a vital role
not only in industry and also for Human Comfort. Sensor Model has been designed and
analyzed using COMSOL Multiphysics 4.3b software. Micro electromechanical system is new
emerging technology which helps in making cost effective and reliable sensor. For fabrication
of device first synthesis of material has been done. The fabrication of Device is done at
International Research Centre of Sathyabama University Chennai.
2) Design ofLess delay Multiplier Using Vedic Mathematics: Aim of this project is to design a
multiplier and compare with existing multiplier in the Delay analysis .The design was done
using Verilog code in Xilinx Spartan-3 and Modelsim.
3) Performance analysis of Multiplier using Microwind layout and Xilinx: Aim of this
project is modify the existing CLSA (Carry Select adder) adder in Vedic Multiplier block
using Multiplexer and checked its performance with existing multiplier .The Multiplier was
designed using Verilog Code and with Xilinx code and Modelsim.
B.Tech (ECE)
1) NETWORK CONFIGURATION AND MANAGEMENT: In this project One global network is
established between 3 companies of different location in INDIA has been established using CISCO
Packet tracer and each company was connected through VLAN , each VLAN connection is through
VTP. RIP2 protocol used for VLAN communication and for global communication, Traffic filtration
FRAME RELAY and ACL is used.
TECHNICAL ACTIVITIES
 Attended 2 months training in ``Networking” in CDAC Mohali July, 2011.
 Attended 6 months training in NIIT DELHI in “Managing Interconnected Network
Devices” on 2013.
 Summer internship in “MEMS AND MICROFLUIDS” of REC, Thandalam, Chennai on
June 2015.
 Published a Magazine in 3rd
Semester of M.Tech, Worked as a Co-coordinator of the
Magazine “Catalyst” on November 2015.
 Attended workshop on “Vedic Mathematics in Engineering Applications” 2015.
 Attended NANOTECHNOLOGY WORKSHOP in IISC Bangalore 16/17 October 2015.
 Going to publish paper on the topics “A Study of Humidity Sensor, Design and Analysis of
Humidity Sensor using MEMS, Design of Less Delay Multiplier using Vedic
Mathematics” on IEEE Conference Coimbatore March 2016.
CO-CURRICULAR ACTIVITIES
 Secured state level position in Dancing, Debate.
 “Best Student Award” by Education Minister of Himachal Pradesh.
 Lead the ‘ECO’ club as a Captain and Organized farewell function in college.
 Appreciated with Scholarship from HPSEB BOARD in 5th
, 8th &in 10th
.
 Secured 57th
Position in HPSEB during 10th
class.
 Got trained under Unarmed Combat Training by Himachal Pradesh Police under Samarth
Yojna, 2004.
Personal Details:
Date of Birth: 22 December 1992
Permanent Address: Village and PO, Kandwal,
District Kangra, Teh. Nurpur,
Himachal Pradesh – 176201
Language Known: Speak: English, Hindi, Punjabi, Himachali, Dogri
Write: English, Hindi
Declaration:
I hereby declare that the particular information of details furnished above is true to the best of my
knowledge and brief.
MEGHA DOGRA

More Related Content

What's hot (20)

kanagaraj.pdf
kanagaraj.pdfkanagaraj.pdf
kanagaraj.pdf
 
Vijay resume
Vijay resumeVijay resume
Vijay resume
 
ece resume
ece resumeece resume
ece resume
 
Thirunavukkarasu (2)
Thirunavukkarasu (2)Thirunavukkarasu (2)
Thirunavukkarasu (2)
 
Basant kumar
Basant kumarBasant kumar
Basant kumar
 
Basant kumar
Basant kumarBasant kumar
Basant kumar
 
virresume
virresumevirresume
virresume
 
Vivek de shaw
Vivek de shawVivek de shaw
Vivek de shaw
 
Nandhini Resume
Nandhini ResumeNandhini Resume
Nandhini Resume
 
Sajan resume-1
Sajan resume-1Sajan resume-1
Sajan resume-1
 
ajit resume 8 nov
ajit resume 8 novajit resume 8 nov
ajit resume 8 nov
 
GOPINATH ME
GOPINATH MEGOPINATH ME
GOPINATH ME
 
Raparla Mallikarjuna Rao
Raparla Mallikarjuna RaoRaparla Mallikarjuna Rao
Raparla Mallikarjuna Rao
 
RESUME
RESUMERESUME
RESUME
 
Resume template for freshers
Resume template for freshersResume template for freshers
Resume template for freshers
 
cvpdf
cvpdfcvpdf
cvpdf
 
My resume
My resume My resume
My resume
 
CV
CVCV
CV
 
Murugan c publications and participations
Murugan c publications and participationsMurugan c publications and participations
Murugan c publications and participations
 
bhawnaresume23
bhawnaresume23bhawnaresume23
bhawnaresume23
 

Viewers also liked

CAREER_PROFILE_Noha_Farouk
CAREER_PROFILE_Noha_FaroukCAREER_PROFILE_Noha_Farouk
CAREER_PROFILE_Noha_FaroukNoha Abu- Shenaf
 
Swati Saxena_Updated Resume_070915
Swati Saxena_Updated Resume_070915Swati Saxena_Updated Resume_070915
Swati Saxena_Updated Resume_070915swati saxena
 

Viewers also liked (6)

CAREER_PROFILE_Noha_Farouk
CAREER_PROFILE_Noha_FaroukCAREER_PROFILE_Noha_Farouk
CAREER_PROFILE_Noha_Farouk
 
Charity Mae E. de Leon (Resume)
Charity Mae E. de Leon (Resume)Charity Mae E. de Leon (Resume)
Charity Mae E. de Leon (Resume)
 
sneha_resume
sneha_resumesneha_resume
sneha_resume
 
NehaJoshi
NehaJoshiNehaJoshi
NehaJoshi
 
Manpreet Kaur gurm
Manpreet Kaur gurmManpreet Kaur gurm
Manpreet Kaur gurm
 
Swati Saxena_Updated Resume_070915
Swati Saxena_Updated Resume_070915Swati Saxena_Updated Resume_070915
Swati Saxena_Updated Resume_070915
 

Similar to Megha Dogra1 (20)

RESUME
RESUME RESUME
RESUME
 
saranya-resume_2015
saranya-resume_2015saranya-resume_2015
saranya-resume_2015
 
resume_Arnab Mitra
resume_Arnab Mitraresume_Arnab Mitra
resume_Arnab Mitra
 
CV_Salim_August-2016
CV_Salim_August-2016CV_Salim_August-2016
CV_Salim_August-2016
 
123
123123
123
 
Resume
ResumeResume
Resume
 
Mahesh kendre CV NEW
Mahesh kendre CV NEWMahesh kendre CV NEW
Mahesh kendre CV NEW
 
Praveen Resume 31oct
Praveen Resume 31octPraveen Resume 31oct
Praveen Resume 31oct
 
Dr. Parkavi.A , Resume working-2020-v4
Dr. Parkavi.A , Resume working-2020-v4Dr. Parkavi.A , Resume working-2020-v4
Dr. Parkavi.A , Resume working-2020-v4
 
RAJALEKSHMI SANAL_RESUME
RAJALEKSHMI SANAL_RESUMERAJALEKSHMI SANAL_RESUME
RAJALEKSHMI SANAL_RESUME
 
Resume nikesh
Resume nikeshResume nikesh
Resume nikesh
 
RESUME212
RESUME212RESUME212
RESUME212
 
ashwini joshi
ashwini joshiashwini joshi
ashwini joshi
 
Curriculum_Vitae.pdf
Curriculum_Vitae.pdfCurriculum_Vitae.pdf
Curriculum_Vitae.pdf
 
saylee_resume
saylee_resumesaylee_resume
saylee_resume
 
Sathish CV
Sathish CVSathish CV
Sathish CV
 
Sagar_Lachure_resume-new
Sagar_Lachure_resume-newSagar_Lachure_resume-new
Sagar_Lachure_resume-new
 
Viswa resume
Viswa resumeViswa resume
Viswa resume
 
namrata bajpai resume
namrata bajpai resumenamrata bajpai resume
namrata bajpai resume
 
Profile of Dr. Brojo Kishore Mishra
Profile of Dr. Brojo Kishore MishraProfile of Dr. Brojo Kishore Mishra
Profile of Dr. Brojo Kishore Mishra
 

Megha Dogra1

  • 1. Megha Dogra M.Tech (VLSI Design), Department of Electronics and Electrical Engineering, Sathyabama University Chennai (Expected: June 2016), Email: meghaadograa@gmail.com Linkedin: http://in.linkedin.com/in/megha-dogra-017956b5 Ph: (Cell) +91-944976820 Objective: To excel in the field of VLSI and make a steady progress by constantly updating my knowledge and enhancing my practical skills, so that I become a better engineer everyday and hence my knowledge used to society. Education:  M. Tech(VLSI Design) 2014-2016 Sathyabama University Chennai CGPA: 8.6/10 (Upto March 2016)  B.Tech (Electronics and Communication Engineering) 2009-2013 Sri Sai College of Engineering & Technology ,Badhani, Pathankot Percentage- 83.5%  HSC (2009) DAV School Baghni , Kangra (Himachal Pradesh) Percentage: 76.8%  SSC (2007) Govt. High School Nainikhad (Himachal Pradesh) Percentage: 82% Technical Skills:  Programming: Verilog, VHDL, C, Cisco Packet tracer.  VLSI EDA TOOLS: P-spice, Xilinx ISE and Modelsim.  PHYSICS CAD: COMSOL Multiphysics. Academic Projects: M. Tech (VLSI Design) 1) Design and Analysis of Humidity Sensor Using MEMS (In progress): This project involves Fabrication of Humidity Sensor using MEMS technology. Humidity Sensor plays a vital role not only in industry and also for Human Comfort. Sensor Model has been designed and analyzed using COMSOL Multiphysics 4.3b software. Micro electromechanical system is new emerging technology which helps in making cost effective and reliable sensor. For fabrication of device first synthesis of material has been done. The fabrication of Device is done at International Research Centre of Sathyabama University Chennai. 2) Design ofLess delay Multiplier Using Vedic Mathematics: Aim of this project is to design a multiplier and compare with existing multiplier in the Delay analysis .The design was done using Verilog code in Xilinx Spartan-3 and Modelsim. 3) Performance analysis of Multiplier using Microwind layout and Xilinx: Aim of this project is modify the existing CLSA (Carry Select adder) adder in Vedic Multiplier block
  • 2. using Multiplexer and checked its performance with existing multiplier .The Multiplier was designed using Verilog Code and with Xilinx code and Modelsim. B.Tech (ECE) 1) NETWORK CONFIGURATION AND MANAGEMENT: In this project One global network is established between 3 companies of different location in INDIA has been established using CISCO Packet tracer and each company was connected through VLAN , each VLAN connection is through VTP. RIP2 protocol used for VLAN communication and for global communication, Traffic filtration FRAME RELAY and ACL is used. TECHNICAL ACTIVITIES  Attended 2 months training in ``Networking” in CDAC Mohali July, 2011.  Attended 6 months training in NIIT DELHI in “Managing Interconnected Network Devices” on 2013.  Summer internship in “MEMS AND MICROFLUIDS” of REC, Thandalam, Chennai on June 2015.  Published a Magazine in 3rd Semester of M.Tech, Worked as a Co-coordinator of the Magazine “Catalyst” on November 2015.  Attended workshop on “Vedic Mathematics in Engineering Applications” 2015.  Attended NANOTECHNOLOGY WORKSHOP in IISC Bangalore 16/17 October 2015.  Going to publish paper on the topics “A Study of Humidity Sensor, Design and Analysis of Humidity Sensor using MEMS, Design of Less Delay Multiplier using Vedic Mathematics” on IEEE Conference Coimbatore March 2016. CO-CURRICULAR ACTIVITIES  Secured state level position in Dancing, Debate.  “Best Student Award” by Education Minister of Himachal Pradesh.  Lead the ‘ECO’ club as a Captain and Organized farewell function in college.  Appreciated with Scholarship from HPSEB BOARD in 5th , 8th &in 10th .  Secured 57th Position in HPSEB during 10th class.  Got trained under Unarmed Combat Training by Himachal Pradesh Police under Samarth Yojna, 2004. Personal Details: Date of Birth: 22 December 1992 Permanent Address: Village and PO, Kandwal, District Kangra, Teh. Nurpur, Himachal Pradesh – 176201 Language Known: Speak: English, Hindi, Punjabi, Himachali, Dogri Write: English, Hindi Declaration: I hereby declare that the particular information of details furnished above is true to the best of my knowledge and brief. MEGHA DOGRA