Your SlideShare is downloading. ×
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
MCF51CN128 ColdFire Microcontrollers
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

MCF51CN128 ColdFire Microcontrollers

871

Published on

An Overview Study on The MCF51CN128 Series Microcontrollers

An Overview Study on The MCF51CN128 Series Microcontrollers

Published in: Technology, Business
0 Comments
0 Likes
Statistics
Notes
  • Be the first to comment

  • Be the first to like this

No Downloads
Views
Total Views
871
On Slideshare
0
From Embeds
0
Number of Embeds
1
Actions
Shares
0
Downloads
0
Comments
0
Likes
0
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. MCF51CN128 ColdFire Microcontrollers
    • Source: Freescale
  • 2. Introduction
    • Purpose
      • An Overview Study on The MCF51CN128 Series Microcontrollers
    • Outline
      • Features and applications
      • Block diagram, V1 cold-fire CPU core.
      • Memory map, timer, Modulo timer
      • IIC, FEC, ADC, SPI, SCI, RTC, RGPIO
    • Content
      • 18 pages
  • 3. Features
    • 32-bit ColdFire V1 Central Processing Unit (CPU)
    • Up to 50.33 MHz ColdFire CPU from 3.6 V to 3.0 V, up to 40 MHz CPU from 3.0 V to 2.1 V, and up to 20 MHz CPU from 2.1 V to 1.8 V across temperature range of –40 °C to 85 °C
    • Support for up to 45 peripheral interrupt requests and 7 software interrupts
    • On-Chip Memory:128 KB Flash, 24 KB RAM
    • Flash read/program/erase over full operating voltage and temperature
    • Ethernet: 10/100 Base-T/TX capability, half-duplex or full-duplex transmission
    • Fast analog-to-digital converter (ADC)
      • • 12 analog input channels
      • • 12-bit resolution
      • • 2.5 μs conversion time
    • Up to 70 general purpose input/ output (GPIO)
    • Power-Saving Modes, Clock Source Options
  • 4. Target Applications
    • Building control
    • Industrial operator interfaces
    • Consumer and industrial appliances
    • Medical monitoring and instrumentation
    • Point-of-sale and courier systems
    • Security and building control systems
  • 5. Block Diagram of MCF51CN128
  • 6. Version 1 ColdFire CPU core
    • Two-stage instruction fetch pipeline (IFP)
    • — Instruction address generation (IAG)
    • — Calculates the next prefetch address
    • — Instruction fetch cycle (IC)
    • — Initiates prefetch on the processor’s local bus
    • — Instruction buffer (IB)
    • — Optional buffer stage minimizes fetch latency effects using FIFO queue
    • Two-stage operand execution pipeline (OEP)
    • — Decode and select/operand fetch cycle (DSOC)
    • — Decodes instructions and fetches the required components for effective address calculation, or the operand fetch cycle
    • — Address generation/execute cycle (AGEX)
    • — Calculates operand address or executes the instruction
  • 7. MCF51CN128 Series Memory Map
    • MCF51CN128 includes 128K bytes of flash memory.
    • Flash configuration data is located at 0x(00)00_0400.
    • The region from 0x(00)40_0000 through 0x(00)7F_FFFF can be used by the Mini-FlexBus for off-chip expansion.
    • The 2 MB region at 0x(00)80_0000 is allocated for on-chip RAM.
  • 8. Timer/PWM Module (TPM)
  • 9. Modulo Timer (MTIM)
    • 8-bit up-counter:
    • Free-running or 8-bit modulo limit, Software controllable interrupt on overflow, Counter reset bit (TRST), Counter stop bit (TSTP).
    • Four software selectable clock sources for input to prescaler:
    • System bus clock, rising edge, Fixed frequency clock (XCLK), rising edge, External clock source on the TCLK pin, rising edge, External clock source on the TCLK pin, falling edge.
    • Nine selectable clock prescale values:
    • Clock source divide by 1, 2, 4, 8, 16, 32, 64, 128, or 256
  • 10. Block Diagram of IIC
    • Multi-master operation
    • Software programmable for one of 64 different serial clock frequencies
    • Interrupt driven byte-by-byte data transfer
    • Calling address identification interrupt
    • Support System Management Bus Specification (SMBus), version2
    • Bus busy detection
    • General call recognition
    • 10-bit address extension
    • Programmable glitch input filter
    • Acknowledge bit generation/detection
    • START and STOP signal generation/detection.
  • 11. Fast Ethernet Controller (FEC)
    • Support for three different Ethernet physical interfaces:
      • — 100-Mbps IEEE 802.3 MII
      • — 10-Mbps IEEE 802.3 MII
      • — 10-Mbps 7-wire interface (industry standard)
    • Programmable max frame length supports IEEE 802.1 VLAN tags and priority.
    • IEEE 802.3 full duplex flow control.
    • Automatic internal flushing of the receive FIFO for runts (collision fragments) and address recognition rejects (no processor bus utilization).
    FEC Block Diagram
  • 12. Analog-to-Digital Converter (ADC12) • Linear successive approximation algorithm with 12-bit resolution. • Up to 28 analog inputs. • Output formatted in 12-, 10-, or 8-bit right-justified unsigned format. • Single or continuous conversion. • Configurable sample time and conversion speed/power. • Conversion complete flag and interrupt. • Input clock selectable from up to four sources. • Operation in wait or stop3 modes for lower noise operation. • Asynchronous clock source for lower noise operation.
  • 13. Serial Peripheral Interface (SPI)
    • Master or slave mode operation.
    • Full-duplex or single-wire bidirectional option.
    • Programmable transmit bit rate.
    • Double-buffered transmit and receive.
    • Serial clock phase and polarity options.
    • Slave select output.
    • Selectable MSB-first or LSB-first shifting.
  • 14. SCI Module Block Diagram
    • Full-duplex, standard non-return-to-zero (NRZ) format.
    • Double-buffered transmitter and receiver with separate enables.
    • Programmable baud rates (13-bit modulo divider)
    • Interrupt-driven or polled operation.
    • Hardware parity generation and checking.
    • Programmable 8-bit or 9-bit character length.
    • Receiver wakeup by idle-line or address-mark.
    • Optional 13-bit break character generation / 11-bit break character detection.
    • Selectable transmitter output polarity.
  • 15. Real-Time Counter (RTC)
    • 8-bit up-counter
      • — 8-bit modulo match limit
      • — Software controllable periodic interrupt on match
    • Three software selectable clock sources for input to prescaler with selectable binary-based and decimal-based divider values
      • — 1-kHz internal low-power oscillator (LPO)
      • — External clock (ERCLK)
      • — 32-kHz internal clock (IRCLK)
  • 16. RGPIO Block Diagram
    • 16 bits of high-speed GPIO functionality connected to the processor’s local 32-bit bus.
    • Memory-mapped device connected to the ColdFire core’s local bus.
    • Data bits can be accessed directly or via alternate addresses to provide set, clear, and toggle functions.
    • Unique data direction and pin enable control registers.
    • All reads and writes complete in a single data phase cycle for zero wait-state response.
  • 17. Development Tools
    • TWR-MCF51CN features the MCF51CN128
      • MCU in an 80-pin LQFP package with
      • Ethernet connectivity
    • TWR-MCF51CN-KIT, which includes:
      • TWR-MCF51CN standalone development
      • board
      • TWR-SER serial board that supports
      • Ethernet, USB, RS232, RS485 and CAN
      • TWR-ELEV elevator boards that connect
      • the MCU and serial boards
      • USB and Ethernet cables
      • Interactive DVD complete with tools, software, lab supplements and other helpful resources
    • CodeWarrior Development Studio for Microcontrollers is a single tool suite that supports software development for applications targeting either Freescale’s 8-bit or 32-bit microcontrollers.
    TWR-MCF51CN-KIT
  • 18. Additional Resource
    • For ordering the MCF51CN128, please click the part list or
    • Call our sales hotline
    • For more product information go to
      • http://www.freescale.com/webapp/sps/site/prod_summary.jsp?code=MCF51CN128&tid=m32TWR
    • For additional inquires contact our technical service hotline or even use our “Live Technical Chat” online facility

×