The following VHDL program sequences through states as shown in the state diagram. The state changes on every rising edge of a clock signal. Fill-in the underlined regions with the missing code. (Hint: think the state machine as a sort-of flip-flop)..