More Related Content
More from Tsuyoshi Horigome
More from Tsuyoshi Horigome (20)
2カウントシミュレーション
- 2. U1A
7414
1 2
U1B
7414
3 4
U1C
7414
5 6
U1D
7414
9 8
U1E
7414
11 10
U2A
7486
1
2
3
U2B
7486
4
5
6
U3A
7474
CLK
3
CLR
1
D
2
PRE
4
Q
5
Q
6
U3B
7474
CLK
11
CLR
13
D
12
PRE
10
Q
9
Q
8
R1
100
C1
2000p
0
UP
DOWN
CLEAR
A
B
S
V1
Implementation = V1
S
V2
Implementation = V2
0
0
V3
5Vdc
0
V
V
V
V
VV
VV
V
V
回路図