Your SlideShare is downloading. ×
Ei502 microprocessors & micrtocontrollers part3hardwareinterfacing
Upcoming SlideShare
Loading in...5
×

Thanks for flagging this SlideShare!

Oops! An error has occurred.

×
Saving this for later? Get the SlideShare app to save on your phone or tablet. Read anywhere, anytime – even offline.
Text the download link to your phone
Standard text messaging rates apply

Ei502 microprocessors & micrtocontrollers part3hardwareinterfacing

1,092

Published on

Hardware interfacing fundamentals for microprocessors, specifically for 8085

Hardware interfacing fundamentals for microprocessors, specifically for 8085

Published in: Education, Technology
0 Comments
3 Likes
Statistics
Notes
  • Be the first to comment

No Downloads
Views
Total Views
1,092
On Slideshare
0
From Embeds
0
Number of Embeds
0
Actions
Shares
0
Downloads
147
Comments
0
Likes
3
Embeds 0
No embeds

Report content
Flagged as inappropriate Flag as inappropriate
Flag as inappropriate

Select your reason for flagging this presentation as inappropriate.

Cancel
No notes for slide

Transcript

  • 1. EI 502Microprocessors & MicrocontrollersPart 3(Hardware Interfacing)
    Debasis Das
    1
    Mallabhum Institute of Technology Debasis Das
    Aug 2011
  • 2. Fetch Cycle
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    2
  • 3. Timing: Op Code Fetch (Mov A,B)
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    3
  • 4. MVI C,FF
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    4
  • 5. Instruction Cycle
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    5
  • 6. Memory Read Cycle
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    6
  • 7. Memory Read Cycle
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    7
  • 8. Memory Write
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    8
  • 9. Memory Write Cycle
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    9
  • 10. Demultiplexing AD0-8
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    10
  • 11. Memory & I/OControl Signals
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    11
  • 12. 256 x 4 Memory
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    12
  • 13. 1k x 8 Memory
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    13
  • 14. Memory: 2k x 8 using 1k x 8
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    14
  • 15. 2k x 8 Memory
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    15
  • 16. 8k x 8 Memory
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    16
  • 17. 2 k x 8 Memory
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    17
  • 18. Timing: IN port
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    18
  • 19. I/O Read Cycle
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    19
  • 20. I/O Mapped I/O
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    20
  • 21. OUT port
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    21
  • 22. Memory Mapped I/O
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    22
  • 23. Memory & I/O
    Aug 2011
    Mallabhum Institute of Technology Debasis Das
    23

×