7
مراجع
[1] J. Duato,S. Yalamanchili, and L. Ni,“Interconnection Networks—An Engineering Approach,” Morgan Kaufmann,
[2] E. Carvalho, N. Calazans, and F. Moraes, “Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous
PSoCs,” IEEE/IFIP International Workshop on Rapid System Prototyping,pp.43-34, 7442
[3] S. Murali and G. D. Micheli, “Bandwidth-Constrained Mapping of Cores onto NoC Architectures,” IEEE Design
Automation and Test in Europe Conference, pp. 698–949, 7443.
[4] S. Tosun,“New Heuristic Algorithm for Energy Aware Application Mapping,” Elsevier Journal of Systems
Architecture,vol. 72, no. 9, pp. 89–26, 7494.
[4] C. L. Chou and R. Marculescu, “User-Aware Dynamic Task Allocation in Networks-on-Chip,” IEEE Design
Automation and Test in Europe, pp. 9747–9742, 7446.
[5] P.P. Pande, C. Grecu, M. Jones,A. Ivanov,R. Saleh, Performance evaluation and design trade-Offs for
networkon-chip interconnect architectures, IEEE Trans. Comput. 54 (2005) 8.
[6] B. Yang, L. Guang, T. Xu, A. Yin, T. Santti, and J. Plosila “Multi-Application Multi-Step Mapping Method for
Many-Core Network-on-Chips,” Norchip Conference, pp. 9–8, 7494.
[7] C.-L. Chou and R. Marculescu, “FARM: Fault-Aware Resource Management in NoC-based Multiprocessor
Platform,” IEEE Design Automation and Test in Europe, pp. 9–8, 7499.
[8] P. M. Wells, K. Chakraborty, and G. S. Sohi, “Adapting to Intermittent Faults in Multicore Systems,” Architectural
Support for Programming Languagesand Operating Systems Conference, pp. 777-78327446.
[9] C. Lee, H. Kim, H. Park, S. Kim, H. Oh, and S. Ha, “A Task Remapping Technique for Reliable Multi-core
Embedded systems,” IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System
Synthesis,pp. 442–498, 7494.
[10] R. Moraveji, P. Moinzadeh, H. Sarbazi-Azad, A general mathematical performance model for wormholeswitched
irregular networks, Cluster Comput. 12 (3) (2009) 285–297.