1. Intel and the Intel logo are trademarks or registered trademarks of Intel Corporation or its subsidiaries in the United States and other countries.
*Other names and brands may be claimed as the property of others. Copyright © 2006, Intel Corporation. All rights reserved.
Country Fair 2011
SoC Accelerator Interfacing
Simulation Framework
• Eliminate traditional device interfacing overheads and enable
standardized accelerator interfacing to Intel SoCs
• Performance gains achieved through virtual address based
execution at the accelerators as well as hardware
scheduling/memory management.
• Application interface through extended OpenCL API.
Simics based simulation testbed
• Driverless execution with IPMMU based virtual memory offload and
Hardware job scheduling
• OpenCL extended API for offload and OS based IO Page Fault
handling
Simics Simulation Models
Integrated Platforms Research/SoC Platform Architecture
Offload Architecture Components
Core
Memory
Accelerator
OpenCL
extensions
IPMMU
CMD Q
Scheduling
IPMMU enables
accelerator to
be in the same
memory domain
as the core
Extended OpenCL API
allows for standard
interface to
accelerators
CMD Q and
Cache/Buffer
allows for efficiency
in control/data paths