Stuart Riley
7 SlideShares 8 Followers
Personal Information
Organization / Workplace
Washington United States
Occupation
Engineer experienced in quality improvement
Industry
Technology / Software / Internet
Website
www.slriley.com
About
ASQ Certified Six-Sigma Green Belt Quality (Yield) Engineer and Software Product Manager with over 15 years experience in semiconductor and semiconductor-related companies. Technical & management skills include Six-Sigma lean, organizational improvement, team leadership, consulting, and project management. Over 10 years experience managing projects with various teams of engineers, technicians and software developers. Over 2 years experience in Yield Management (Quality) Consulting.
Tags
defect semiconductor die klarf wafer gnuplot map fail stuart l riley fault yield inspection bit-fail caa critical area analysis
See more
  • Documents
  • Infographics
Latest Most Popular

How To Set Kill Ratios For Defects

14 years ago • 2920 Views

Semiconductor Defect Management Separating The Vital Few From The Trivial Many

14 years ago • 2341 Views

Control Charts For Semiconductor Defect Management

14 years ago • 1641 Views

How To Estimate The Number Of Die Escapes Using In Line Defect Data

14 years ago • 675 Views

How To Translate Bit Fail Correlation Data To Die Kill Ratios May2009

14 years ago • 598 Views