Syed Arshiya Tabassum is seeking a career opportunity to improve her skills and knowledge in an organization. She has an M.Tech in Very Large Scale Integration System Design from Jawaharlal Nehru University Anantapur pursuing in 2017 with an aggregate of 70.3%. Her technical skills include Verilog, SystemVerilog, UVM methodology, and tools like Synopsys and Questasim. Her projects include developing a sun tracking solar panel. Her mini projects involve Verilog code for divide by 5 and developing a physical design flow. She has presented papers at national conferences and participates in debates.

1. RESUME
SYED ARSHIYA TABASSUM
Phone : 7799204099
Email-id : tabassumarshiya786@gmail.com
___________________________________________________________________________
CAREER OBJECTIVE:
To work for an organization this provides me the opportunity to improve my skills and
knowledge to growth along with the organization objective.
EDUCATIONAL QUALIFICATIONS:
COURSE INSTITUTE YEAR OF
PASSING
AGGREGATE
M.tech Very large Scale Integration System
design(VLSI-SD)
Jawharlal Nehru University
Anantapur
2017 70.3%(Pursuring)
B.tech Electronics and communications
Engineering ,Shri Sai Institute of
Engineering and Technology
2014
71.4%
Intermediate
(Board of
intermediate)
Narayana Junior college,Anantapur 2010 86%
S.S.C Guild of Service EM High School,
Anantapur
2008 80%
TECHNICAL SKILLS:
 HDL : verilog
 HVL : System Verilog, Assertion based verification, coverage
driven verification
 Methodology : UVM
 Scripting language : perl ,tcl
 Tools : Synopsis , Questasim , Microwind
 Others : Physical design(basic flow) , Synthesis
PROJECT COMPLETED:
 Sun Tracking Solar Panel:
 Description:
 The main objective of this project is to track the sun and rotate the solar panel
accordingly, to receive sunlight to the fullest extent always during the day time.
 The solar panel faces to the sun to generate maximum power which is stored in
batteries and future use.

2. MINI PROJECT:
 Divide by 5 sequence using Verilog
 Developed stick diagram for Gray code using Microwind
 Verification methodology of modulo 11 counter using UVM
 Developed physical design flow for PARSER design
ACHIEVEMENTS:
 Given paper presentation on the topic CANCER NANO TECHNOLOGY at National
level in J.N.T.U.A.
 Participated in essay writings and debates competitions received applauds at school
level.
 Given paper presentation on the topic DIGITAL IMAGE PROCESSING at National
level in Intellectual Institute of Engineering.
STRENGTHS:
 Flexibility and Adaptability to working any environment.
 Willingness to accept any challenge irrespective of its complexity.
 Good team player and positive attitude.
PERSONAL PROFILE:
NAME : Syed Arshiya Tabassum
Father‘s Name : Syed Ashiq Hussain
D.O.B : 23 Mar 1993
Languages Known : English, Telugu & Hindi
Hobbies : Listening Music, Playing Chess
Address : Syed Arshiya Tabassum
D/o: Mr. Syed Ashiq Hussain
M.I.G-328,28-5-444, A.P.H.B colony,
Ananthapuramu-515001, AP.
India.
Here by I declare that the above given details by me are true to the best of my knowledge and
belief.
(Syed Arshiya Tabassum)