More Related Content
More from Tsuyoshi Horigome (20)
Device Modeling of HYSTERESIS COMPARATOR using PSpice
- 1. IC Modeling
Device Modeling of
Hysteresis Comparator
Using PSpice
13OCT2014
Bee Technologies Inc
Tsuyoshi Horigome
電圧の上昇時と下降時で異なる特性をもつことです。
このような行き帰りの違う特性をヒステリシスといい、
この回路をヒステリシスコンパレータ
- 2. Equivalent Circuit
IN+
IN-
OUT+
OUT-
E1
if (v (HYSTERESIS_COMPARATOR_INPUT_P)>(V(HYSTERESIS_COMPARATOR_INPUT_M)+0.01),5,0)
EVALUE
IN+
IN-
OUT+
OUT-
E2
if (V(HYSTERESIS_COMPARATOR_OUTPUT)>4,{LV},{HV})
EVALUE
R1
10
R2
100MEGR3
100MEG
C1
10p
IC = 0
HYSTERESIS_COMPARATOR_INPUT_MHYSTERESIS_COMPARATOR_INPUT_P
HYSTERESIS_COMPARATOR_OUTPUT
0
0
00
V1
TD = 0
TF = 10u
PW = 10n
PER = 20.01u
V1 = 0
TR = 10u
V2 = 1.5
0
PARAMETERS:
HV = 1
LV = 0.5
VREF = 5
V
VV
HYSTERESIS COMPARATOR