lect5_Stick_diagram_layout_rules

30,157 views

Published on

Published in: Technology, Design
3 Comments
15 Likes
Statistics
Notes
No Downloads
Views
Total views
30,157
On SlideShare
0
From Embeds
0
Number of Embeds
71
Actions
Shares
0
Downloads
1,789
Comments
3
Likes
15
Embeds 0
No embeds

No notes for slide

lect5_Stick_diagram_layout_rules

  1. 1. VLSI Design and Layout Practice Lect5 – Stick Diagram & Scalable Design Rules Danny Wen-Yaw Chung Institute of Electronic Engineering Chung-Yuan Christian University Sept. 2008
  2. 2. IC Layout Concept and Examples <ul><li>I. Stick Diagram </li></ul><ul><li>II. Design Rules </li></ul><ul><li>III. Layout Verification </li></ul>Ref: http://140.135.9.56/XMS/
  3. 5. A. Basic Concept <ul><li>1. Based on the view point of IC layout, the stick diagram can help us understand the circuit function and its geometrical location relative to other circuit blocks. </li></ul>Legend: contact metal 2 metal 1 poly ndiff pdiff VDD in VSS out ■
  4. 6. A. Basic Concept <ul><li>2. Although the stick diagram is an abstract presentation of real layout, it can use graphical symbols or legend to allocate the circuit to 2-diomensional plane and reach the aim same as the physical layout does. </li></ul><ul><li>3. The stick diagram is similar to a backbone of the real layout but without the real size and aspect ratio of the devices , it still can reflect the real condition to layout of the silicon chip. </li></ul>
  5. 7. B. Notations of the stick diagram
  6. 8. Stick Diagram <ul><li>Intermediate representation </li></ul><ul><ul><li>between the transistor level and the mask (layout) level. </li></ul></ul><ul><li>Gives topological information </li></ul><ul><ul><li>(identifies different layers and their relationship) </li></ul></ul><ul><li>Assumes that wires have no width. </li></ul><ul><li>It is possible </li></ul><ul><ul><li>to translate stick diagram automatically to layout with correct design rules. </li></ul></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  7. 9. Stick Diagram <ul><li>1. When the same material (on the same layer) touch or cross, they are connected and belong to the same electrical node. </li></ul><ul><li>2. When polysilicon crosses N or P diffusion , an N or P transistor is formed. </li></ul><ul><ul><li>Polysilicon is drawn on top of diffusion. </li></ul></ul><ul><ul><li>Diffusion must be drawn connecting the source and the drain. </li></ul></ul><ul><ul><li>Gate is automatically self-aligned during fabrication. </li></ul></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  8. 10. Stick Diagram <ul><li>3. When a metal line needs to be connected to one of the other three conductors, a contact cut ( via ) is required. </li></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  9. 11. Stick Diagram <ul><li>4. Manhattan geometrical rule: When we use only vertical and horizontal lines In orthogonal to describe circuitry. </li></ul><ul><li>Boston geometrical rule: The stick diagram also allows curves to describe circuitry. </li></ul><ul><li>5. In order to describe N/PMOS more completely, to add n-well 、 P+ select 、 well contact and substrate contact are optional for 4-terminal notation. </li></ul>
  10. 12. Conclusion <ul><li>1. Stick diagram is a draft of real layout, it serves as an abstract view between the schematic and layout . </li></ul><ul><li>2. Stick diagram uses different lines, colors and geometrical shapes to present circuit nodes, devices, and their relative location . </li></ul><ul><li>3. Stick diagram doesn’t include information about the accurate coordinates and sizes of device, the length and width of conductors and the real size of well region. </li></ul>
  11. 13. CMOS Inverter Stick Diagrams <ul><li>Basic layout </li></ul><ul><li>More area efficient layout </li></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  12. 14. <ul><li>CMOS inverter described in other way. </li></ul>CMOS Inverter Stick Diagrams V DD in VSS out
  13. 15. CMOS Transmission Gate The transmission gate Circuit schematic Stick diagram
  14. 16. CMOS Stick Diagrams NAND/NOR
  15. 17. [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1 CMOS Stick Diagrams NAND
  16. 18. < Exercise 1 > To draw the following circuitry by using a stick diagram
  17. 19. < Exercise 2 > To draw the stick diagram and the schematic for the following layout
  18. 20. CMOS Stick Diagrams [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1 NOR
  19. 21. CMOS Inverter Mask Layout Min. spacing and line width consideration
  20. 22. <ul><li>Lambda design rules are based on a reference metric λ that has units of um. </li></ul><ul><li>All widths, spacing and distances are written in the form  Value = m λ </li></ul><ul><li>Where m is scaling multiplier. </li></ul><ul><li><e.g.> λ = 1um  w = 2 λ =2um </li></ul><ul><li>s = 3 λ =3um </li></ul>Lambda-based Design Rules
  21. 23. Lambda based design: half of technology since 1985. As technology changes with smaller dimensions, a simple change in the value of  can be used to produce a new mask set. All device mask dimensions are based on multiples of  , e.g., polysilicon minimum width = 2  . Minimum metal to metal spacing = 3  Lambda-based Design Rules 6  2  6   3  3 
  22. 24. Active Contact and Surround Rule
  23. 25. Potential Problem - Misalignment
  24. 26. Potential Problem – Short between Source and Drain
  25. 27. Degree of anisotropy A = 1 – r lat /r vert Where r  respective etch rates Physical Limitations
  26. 28. Design Rule (0) <ul><li>Due to the photo resolution, concentration, temperature and reaction time of the chemical reagents, the layout should tolerate some errors caused by process environment. </li></ul><ul><li>In order to avoid the influence from process variation, the layout of the circuit schematics should follow the design Rule 。 </li></ul>
  27. 29. The purpose of design rules <ul><li>Ref. Jan M. Rabaey, et. al, © Digital Integrated Circuits 2nd Edition </li></ul><ul><li>Interface between designer and process engineer </li></ul><ul><li>Guidelines for constructing process masks </li></ul><ul><li>Unit dimension: Minimum line width </li></ul><ul><ul><li>scalable design rules: lambda parameter </li></ul></ul><ul><ul><li>absolute dimensions (micron rules) </li></ul></ul>
  28. 30. Design Rules(1) <ul><li>Layout rules are used for preparing the masks for fabrication. </li></ul><ul><li>Fabrication processes have inherent limitations in accuracy. </li></ul><ul><li>Design rules specify geometry of masks to optimize yield and reliability (trade-offs: area, yield, reliability). </li></ul><ul><li>Three major rules: </li></ul><ul><ul><li>Wire width: Minimum dimension associated with a given feature. </li></ul></ul><ul><ul><li>Wire separation: Allowable separation. </li></ul></ul><ul><ul><li>Contact: overlap rules. </li></ul></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  29. 31. Design Rules(2) <ul><li>Two major approaches: </li></ul><ul><ul><li>“ Micron” rules: stated at micron resolution. </li></ul></ul><ul><ul><li> rules: simplified micron rules with limited scaling attributes. </li></ul></ul><ul><li> may be viewed as the size of minimum feature. </li></ul><ul><li>Design rules represents a tolerance which insures very high probability of correct fabrication (not a hard boundary between correct and incorrect fabrication). </li></ul><ul><li>Design rules are determined by experience. </li></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  30. 32. Terminology & Definition <ul><li>Min. Width : The min. width of the line (layer) </li></ul><ul><li><Example> Wpoly(min.) = 0.5um </li></ul><ul><li>Min. Space : The min. spacing between lines with same material </li></ul><ul><li><Example> Spoly-poly(min.) = 0.5um </li></ul>
  31. 33. <ul><li><Min. Extension : The min. extension over different layers </li></ul><ul><li><Example> Poly-gate extension over diffusion area = 0.55um </li></ul><ul><li>Min. Overlap : The overlap between different layers </li></ul><ul><li><Example> Poly1 overlap Poly2 min. = 0.7um </li></ul>Terminology & Definition
  32. 34. Terminology & Definition <ul><li>Max. area of the specific region. </li></ul><ul><li><Example> Bonding Pad Area, max. = 100um x 100um </li></ul>
  33. 35. Conventional Layer Definition
  34. 36. SCMOS Design Rules <ul><li>Ref. Jan M. Rabaey, et. al, © Digital Integrated Circuits 2nd Edition </li></ul>
  35. 37. SCMOS Design Rules
  36. 38. SCMOS Design Rules
  37. 39. SCMOS Design Rules [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  38. 40. MOSIS Layout Design Rules <ul><li>MOSIS design rules (SCMOS rules) are available at http://www.mosis.org. </li></ul><ul><li>3 basic design rules: </li></ul><ul><ul><li>Wire width </li></ul></ul><ul><ul><li>Wire separation </li></ul></ul><ul><ul><li>Contact rule </li></ul></ul><ul><li>MOSIS design rule examples </li></ul>[Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  39. 41. III. Layout Verification <ul><li>A. Definition </li></ul><ul><li>DRC – Design Rule Check </li></ul><ul><li>ERC – Electrical Rule Check </li></ul><ul><li>LVS – Layout Versus Schematic </li></ul><ul><li>LPE – Layout Parameter Extraction </li></ul>
  40. 42. Layout Verification <ul><li>B. DRC(Design Rule Check) : </li></ul><ul><li>=> To check the min. line width and spacing based on the design rules. </li></ul><ul><ul><li>C. ERC(Electrical Rule Check) : </li></ul></ul><ul><li>=> To check the short circuit between Power and Ground, or check the floating node or devices. </li></ul>
  41. 43. Layout Verification <ul><ul><li>D. LVS(Layout versus Schematic) : </li></ul></ul><ul><li>=> To verify the consistency between Schematic and Layout. For example : to check the amount of transistor numbers, sizes of W/L. </li></ul><ul><ul><li>E. LPE or PEX(Layout Parameter Extraction) : </li></ul></ul><ul><li>=> From the database of layout, to extract the devices with parasitics including effective W/L, parasitic capacitances and series resistance. The extracted file is in SPICE format and can be used for Post-Layout Simulation 。 </li></ul>
  42. 44. Layout Verification F. Simulations Pre-Layout Simulation - before layout work Post-Layout Simulation – after layout work, post layout simulation will reflect more realistic circuit performance.
  43. 45. Layout Verification The complete design environment of Fill-Custom Design Design database – Cadence Design Framework II Circuit Editor – Text editor/Schematic editor ( S-edit , Composer) Circuit Simulator – SPICE, TSPICE , HSPICE Layout Editor – Cadence Virtuoso, Laker, L-edit Layout Verification Diva, Dracula, Calibre, Hercules
  44. 46. Concluding Remarks <ul><li>Milestones technology in silicon era </li></ul><ul><ul><li>Transistor  Integrated Circuits  CMOS Technology </li></ul></ul><ul><li>Key weapons in SOC era </li></ul><ul><ul><li>Design Automation </li></ul></ul><ul><ul><li>Design Reuse </li></ul></ul><ul><li>Breakthrough techniques in design automation </li></ul><ul><ul><li>Simulation (e.g., SPICE, Verilog-XL, etc.) </li></ul></ul><ul><ul><li>Automatic Placement and Routing (APR) </li></ul></ul><ul><ul><li>Logic Synthesis (e.g., Design Compiler) </li></ul></ul><ul><ul><li>Formal Verification </li></ul></ul><ul><ul><li>Test Pattern Generation </li></ul></ul>It is EDA that pushes the IC design technology forward ! [Ref]: 教育部顧問室 「超大型積體電路與系統設計」教育改進計畫 EDA 聯盟 – 推廣課程 Chap.1
  45. 47. SCNA Layout Rules [Ref.] John P. Uyemura, “Physical Design of CMOS Integrated Circuits Using L-EDIT”, PWS Publishing Company, 1995.
  46. 48. SCNA Layout Rules
  47. 49. SCNA Layout Rules
  48. 50. SCNA Layout Rules
  49. 51. SCNA Layout Rules
  50. 52. SCNA Layout Rules
  51. 53. LAB. 3 <ul><li>Set#1 – Stick Diagram Practice </li></ul><ul><li>Set#2 – Reverse Engineering </li></ul>

×